JP3833825B2 - 多重発行／複数逆流パイプライン・プロセッサ - Google Patents

多重発行／複数逆流パイプライン・プロセッサ Download PDF

Info

Publication number
JP3833825B2
JP3833825B2 JP12563598A JP12563598A JP3833825B2 JP 3833825 B2 JP3833825 B2 JP 3833825B2 JP 12563598 A JP12563598 A JP 12563598A JP 12563598 A JP12563598 A JP 12563598A JP 3833825 B2 JP3833825 B2 JP 3833825B2
Authority
JP
Japan
Prior art keywords
instruction
pipeline
result
stage
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP12563598A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1124927A (ja
JPH1124927A5 (enExample
Inventor
イヴァン・イー・サザーランド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of JPH1124927A publication Critical patent/JPH1124927A/ja
Publication of JPH1124927A5 publication Critical patent/JPH1124927A5/ja
Application granted granted Critical
Publication of JP3833825B2 publication Critical patent/JP3833825B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP12563598A 1997-05-09 1998-05-08 多重発行／複数逆流パイプライン・プロセッサ Expired - Lifetime JP3833825B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/853,970 US5838939A (en) 1997-05-09 1997-05-09 Multi-issue/plural counterflow pipeline processor
US08/853970 1997-05-09

Publications (3)

Publication Number Publication Date
JPH1124927A JPH1124927A (ja) 1999-01-29
JPH1124927A5 JPH1124927A5 (enExample) 2005-09-29
JP3833825B2 true JP3833825B2 (ja) 2006-10-18

Family

ID=25317388

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12563598A Expired - Lifetime JP3833825B2 (ja) 1997-05-09 1998-05-08 多重発行／複数逆流パイプライン・プロセッサ

Country Status (3)

Country Link
US (1) US5838939A (enExample)
EP (1) EP0877317A3 (enExample)
JP (1) JP3833825B2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4467651B2 (ja) * 1997-07-21 2010-05-26 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ マスタ／スレーブ加入者が混在した環境において、動的な遮断及び／又は開始動作を介して、通信チャンネルを動作させる方法、及びそのような方法を実施するよう構成されたシステム
US6006206A (en) * 1997-09-08 1999-12-21 Reuters Limited Data health monitor for financial information communications networks
US6163839A (en) 1998-09-30 2000-12-19 Intel Corporation Non-stalling circular counterflow pipeline processor with reorder buffer
US6918028B1 (en) * 2000-03-28 2005-07-12 Analog Devices, Inc. Pipelined processor including a loosely coupled side pipe
GB2424503B (en) * 2002-09-17 2007-06-20 Micron Technology Inc An active memory device
US20050138297A1 (en) * 2003-12-23 2005-06-23 Intel Corporation Register file cache

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6015746A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd デ−タ処理装置
US5187800A (en) * 1985-01-04 1993-02-16 Sun Microsystems, Inc. Asynchronous pipelined data processing system
EP0293517B1 (de) * 1987-06-02 1992-11-25 Deutsche ITT Industries GmbH Steuerprozessor
CA2016068C (en) * 1989-05-24 2000-04-04 Robert W. Horst Multiple instruction issue computer architecture
US5488729A (en) * 1991-05-15 1996-01-30 Ross Technology, Inc. Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution
US5416913A (en) * 1992-07-27 1995-05-16 Intel Corporation Method and apparatus for dependency checking in a multi-pipelined microprocessor
US5758139A (en) * 1993-10-21 1998-05-26 Sun Microsystems, Inc. Control chains for controlling data flow in interlocked data path circuits
DE69430352T2 (de) * 1993-10-21 2003-01-30 Sun Microsystems Inc., Mountain View Gegenflusspipeline

Also Published As

Publication number Publication date
EP0877317A2 (en) 1998-11-11
JPH1124927A (ja) 1999-01-29
EP0877317A3 (en) 1999-02-03
US5838939A (en) 1998-11-17

Similar Documents

Publication Publication Date Title
CN109215728B (zh) 用于分布式存储器危险检测和错误恢复的存储器电路和方法
US6295599B1 (en) System and method for providing a wide operand architecture
US5659722A (en) Multiple condition code branching system in a multi-processor environment
US7437521B1 (en) Multistream processing memory-and barrier-synchronization method and apparatus
Molnar et al. Counterflow pipeline processor architecture
US5710902A (en) Instruction dependency chain indentifier
Thistle et al. A processor architecture for Horizon
CN111512292A (zh) 用于可配置空间加速器中的非结构化数据流的装置、方法和系统
US5675758A (en) Processor having primary integer execution unit and supplemental integer execution unit for performing out-of-order add and move operations
US20190303159A1 (en) Instruction set architecture to facilitate energy-efficient computing for exascale architectures
KR101048234B1 (ko) 마이크로프로세서 내부의 다수의 레지스터 유닛들을 결합하기 위한 방법 및 시스템
CN114327620A (zh) 用于具有数据流执行电路的可配置加速器的装置、方法和系统
CN111566623A (zh) 用于可配置空间加速器中的集成性能监视的装置、方法和系统
US8307194B1 (en) Relaxed memory consistency model
CN109213523A (zh) 具有存储器系统性能、功率减小和原子支持特征的可配置空间加速器的处理器、方法和系统
CN111512298A (zh) 用于可配置空间加速器中的条件队列的装置、方法和系统
EP2241968A2 (en) System with wide operand architecture, and method
CN109992306A (zh) 用于可配置空间加速器存储器一致性的装置、方法和系统
WO2020005444A1 (en) Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
CN112148664A (zh) 用于可配置空间加速器中的时间复用的装置、方法和系统
JPH07191846A (ja) プロセッサ
Sprangle et al. Facilitating superscalar processing via a combined static/dynamic register renaming scheme
JP3833825B2 (ja) 多重発行／複数逆流パイプライン・プロセッサ
JP2620505B2 (ja) スーパースカラ・プロセッサ・システムの同期化効率を向上させる方法およびシステム
Hemmert et al. An architecture to perform NIC based MPI matching

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050509

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050509

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060314

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060620

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060720

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090728

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100728

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130728

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term