JPH11121900A - Production of circuit board - Google Patents

Production of circuit board

Info

Publication number
JPH11121900A
JPH11121900A JP29648097A JP29648097A JPH11121900A JP H11121900 A JPH11121900 A JP H11121900A JP 29648097 A JP29648097 A JP 29648097A JP 29648097 A JP29648097 A JP 29648097A JP H11121900 A JPH11121900 A JP H11121900A
Authority
JP
Japan
Prior art keywords
copper foil
film
hole
resist
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29648097A
Other languages
Japanese (ja)
Inventor
Takashi Kakihara
隆史 柿原
Hideaki Shikayama
英明 鹿山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP29648097A priority Critical patent/JPH11121900A/en
Publication of JPH11121900A publication Critical patent/JPH11121900A/en
Pending legal-status Critical Current

Links

Landscapes

  • Drilling And Boring (AREA)
  • Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)

Abstract

PROBLEM TO BE SOLVED: To ensure highly accurate machining while shortening the machining time by employing a both-sided FPC plate and drilling an insulation layer using a bored copper foil on one side as a mask. SOLUTION: A copper foil layer is formed on the opposite sides of a polyimide film to produce a both-sided board. An opening 4 is then made in the lower copper foil 1" of the both-sided FPC board at a part of a PI film 2 corresponding to a through hole. The PI film 2 is then subjected to laser machining using the copper foil on one side having the bored copper face as a mask thus forming a bored PI film. When the machined board is immersed into an electrodeposition resist tank, electrodeposition resist adheres only to the upper front copper foil 1'. The rear part 1" of copper foil can also be coated and upper and lower resist coated parts 5, 5' are formed. The copper foil mask layer on one side is removed while leaving the upper copper foil 1' and a conductor circuit is formed simultaneously on the upper copper foil 1'.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、片面プリント回路
基板、特に片面FPC基板に電気接続用の小孔を形成す
る方法の改良に関する。より詳細には、本発明は、両面
FPC板を用い、有孔片面銅箔をマスクとして、絶縁層
に孔開け加工を行う片面FPC回路基板に電気接続用の
小孔を形成する方法の改良に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an improvement in a method for forming small holes for electrical connection on a single-sided printed circuit board, particularly a single-sided FPC board. More specifically, the present invention relates to an improvement in a method for forming small holes for electrical connection in a single-sided FPC circuit board in which a hole is formed in an insulating layer using a double-sided FPC board and a perforated single-sided copper foil as a mask. .

【0002】[0002]

【従来の技術】従来、高密度配線を実現するのに、多層
プリント回路基板の電気接続用の小孔(スルーホー
ル))の微細化が必須となる。ところが、そのために、
孔開け加工をするためには、片面FPC回路基板の絶縁
基板側からレーザー加工により1孔ずつ加工しているの
が現状である。図2は、従来法による片面FPC基板に
レーザー孔開き加工によりスルーホールを行う方法を説
明する模式図であり、(イ) はその回路形成工程を説明す
る模式図であり、 (ロ)はその回路側平面図であり、 (ハ)
はPIフィルム側平面図である。図2において、1は銅
箔、2は絶縁フィルム、特にPI(ポリイミド)フィル
ム、3は銅箔回路、4は開口部(孔)である。
2. Description of the Related Art Conventionally, miniaturization of small holes (through holes) for electrical connection of a multilayer printed circuit board is essential for realizing high-density wiring. However, for that,
At present, holes are formed one by one by laser processing from the insulating substrate side of a single-sided FPC circuit board. FIGS. 2A and 2B are schematic diagrams illustrating a method of forming through holes by laser drilling on a single-sided FPC board according to a conventional method. FIG. 2A is a schematic diagram illustrating a circuit forming process thereof, and FIG. It is a circuit side plan view, (c)
FIG. 4 is a plan view of a PI film side. In FIG. 2, 1 is a copper foil, 2 is an insulating film, especially a PI (polyimide) film, 3 is a copper foil circuit, and 4 is an opening (hole).

【0003】即ち、図2に示されるように、まず、PI
フィルム2の片面に銅箔1を設けた片面FPC板を準備
し、次に該PIフィルム側から1〜4孔を1孔づつ炭酸
ガスガルバノレーザー機等によりレーザー加工し、最終
的に銅箔側をエッチング等の手段により所定以外の銅箔
部分を除去して導体パターンからなる銅回路を形成する
方法によるのが普通である。しかしながら、この方法に
よると、レーザー機により1つ1つ孔開け加工する必要
があり、このために時間を余計に要してレーザー加工費
が高くつく上に、個々に孔開け加工を行うため揃った孔
を形成するのが難しい問題があった。
[0003] That is, as shown in FIG.
A single-sided FPC board having a copper foil 1 provided on one side of a film 2 is prepared. Then, one to four holes are laser-processed one by one from the PI film side by a carbon dioxide gas galvano laser machine, and finally the copper foil side. Is usually formed by removing a portion of the copper foil other than a predetermined portion by etching or the like to form a copper circuit composed of a conductor pattern. However, according to this method, it is necessary to drill holes one by one with a laser machine, which requires extra time, increases the cost of laser processing, and makes it necessary to drill holes individually. There was a problem that it was difficult to form a hole.

【0004】[0004]

【発明が解決しようとする課題】本発明の目的は、出発
基板として両面FPC板を用い、孔開け加工により電気
接続用の小孔付き片面FPC基板を短時間に且つ精度良
く製造する方法の改良に関する。
SUMMARY OF THE INVENTION It is an object of the present invention to improve a method for manufacturing a single-sided FPC board with small holes for electrical connection in a short time and with high precision by using a double-sided FPC board as a starting board and making a hole. About.

【0005】[0005]

【課題を解決するための手段】本発明者は上記課題を種
々検討した結果、孔開け加工により電気接続用の小孔付
き片面FPC基板の製造に当たり、両面FPC板を用い
有孔片面銅箔をマスクとして、絶縁層に孔開け加工を行
うことにより、加工時間の短縮、高精度な加工が可能と
なることを見出し、本発明を完成するに至った。
As a result of various studies on the above-mentioned problems, the present inventor has found that when manufacturing a single-sided FPC board with small holes for electrical connection by drilling, a double-sided FPC board is used to form a perforated single-sided copper foil. It has been found that by performing perforation processing on an insulating layer as a mask, processing time can be reduced and high-precision processing can be performed, and the present invention has been completed.

【0006】即ち、本発明は: 片面に導体パターン、片面に絶縁層を有し、導体パ
ターン部の絶縁層に、電気的接続を行うための孔を有す
る回路基板の製造方法において、 絶縁層の孔開けに際
して、導体パターンの反対側にある絶縁層の孔開き加工
面に、予め絶縁層の孔開き位置と同じ孔を有する金属の
マスク層を形成しておき、絶縁層の孔開け加工後にエッ
チング等で金属マスク層を除去する、回路基板の製造方
法を提供する。また、 金属マスク層を除去するに当たり、回路面及び回路
の反対面の絶縁層の孔により露出している回路裏面の両
方をレジストにより保護する工程を含くむ点にも特徴を
有する。また、 レジストが電着レジストである点にも特徴を有す
る。また、 回路基板が可撓性プリント回路基板である点にも特
徴を有する。
That is, the present invention provides a method of manufacturing a circuit board having a conductor pattern on one side, an insulating layer on one side, and a hole for electrical connection in the insulating layer of the conductor pattern portion. At the time of drilling, a metal mask layer having the same hole as the hole of the insulating layer is formed in advance on the drilling surface of the insulating layer on the opposite side of the conductor pattern, and etching is performed after drilling the insulating layer. The present invention provides a method for manufacturing a circuit board, which removes a metal mask layer by using the method described above. Another feature is that removing the metal mask layer includes a step of protecting both the circuit surface and the circuit back surface exposed by the holes in the insulating layer on the opposite surface of the circuit with a resist. Another feature is that the resist is an electrodeposition resist. Another feature is that the circuit board is a flexible printed circuit board.

【0007】以下、本発明を図面に基づいて詳細に説明
する。図1は、本発明による、両面FPC板を用いて孔
開き加工により電気接続用の小孔(スルーホール)を行
う方法を説明する模式図である。図1において、1は銅
箔、1’は上側銅箔、1”は下側銅箔、2はPIフィル
ム、3は銅箔回路、4は開口部、5は上方レジスト塗布
部、5’は下方レジスト塗布部である。
Hereinafter, the present invention will be described in detail with reference to the drawings. FIG. 1 is a schematic diagram illustrating a method for forming small holes (through holes) for electrical connection by perforation processing using a double-sided FPC board according to the present invention. In FIG. 1, 1 is a copper foil, 1 ′ is an upper copper foil, 1 ″ is a lower copper foil, 2 is a PI film, 3 is a copper foil circuit, 4 is an opening, 5 is an upper resist coating, and 5 ′ is This is the lower resist coating section.

【0008】図1において、(イ) 両面FPC板におい
て、予定した電気接続用の小孔に相当するPIフィルム
2の有孔除去部となる部分に対応する有孔4を、エッチ
ング等により下側銅箔1”に作っておいて孔開き銅面を
形成する。 (ロ)その片面銅箔をマスクとして、PIフィルム2上に
レーザー加工等で孔開き加工を行いPI孔明けフィルム
を形成する。 (ハ)次に、電着レジスト槽中に上記加工済み基板を浸漬
し、上側銅箔1’のみに給電し、銅箔裏面1”に給電し
ないで、電気メッキと同じ要領で15秒間電気的にレジ
ストを塗布すると、全面上側銅箔1’全面のみに電着レ
ジストが塗布され、且つその反対面の絶縁層の孔により
露出している銅箔裏面部分1”にも塗布できて、夫々上
方レジスト塗布部5、下方レジスト塗布部5’を形成す
る。 (ニ)導体パターンを形成予定の上側銅箔1’を残して、
エッチング等により前記片面銅箔マスク層を除去する。 その後に、(図示されていないが、)上側銅箔1’にエ
ッチング等適宜手段により導体回路を形成して片面FP
C基板を作製した。また、 (ハ)、 (ニ)工程と導体回路形
成とを同時に行うこともできる。
In FIG. 1, (a) In a double-sided FPC board, a perforated portion 4 corresponding to a portion to be a perforated portion of the PI film 2 corresponding to a predetermined small hole for electrical connection is formed on the lower side by etching or the like. A perforated copper surface is formed on the copper foil 1 ". (B) Using the one-sided copper foil as a mask, a perforation process is performed on the PI film 2 by laser processing or the like to form a PI perforated film. (C) Next, the processed substrate is immersed in an electrodeposition resist bath, and power is supplied only to the upper copper foil 1 ′, and is not supplied to the copper foil back surface 1 ″. When the resist is applied to the entire surface, the electrodeposited resist is applied only to the entire surface of the upper copper foil 1 ′, and can also be applied to the copper foil back surface portion 1 ″ exposed by the hole of the insulating layer on the opposite surface. Form resist application section 5, lower resist application section 5 ' . Leaving the (d) the upper copper foil 1 to be formed a conductor pattern '
The single-sided copper foil mask layer is removed by etching or the like. Thereafter, a conductor circuit is formed on the upper copper foil 1 '(not shown) by appropriate means such as etching to form a single-sided FP.
A C substrate was produced. Also, the steps (c) and (d) and the formation of the conductor circuit can be performed simultaneously.

【0009】本発明に用いるプリント回路基板として
は、ポリイミド基板が代表的であるが、それに限定され
ず、例えば通常のエポキシ樹脂やポリアミド含浸ガラス
繊維基板も使用できる。また、本発明の方法は、特にF
PC基板に応用することが好適である。絶縁フィルムの
孔明け加工には、炭酸ガスレーザーの使用が加工速度、
孔形成の仕上がりの点から望ましいが、それに限定され
ず、YAGレーザー、エキシマレーザー、気相エッチン
グ、化学エッチング等も使用可能である。レジストとし
ては、電着レジストに限定されず、感光性樹脂の適用
(フィルム)、液体レジストの塗布又はスプレーも使用
が可能である。絶縁フィルムとしては特に制限されない
が、例えばポリイミドフィルムが代表的であり、その他
ポリエステルフィルム等も使用可能である。
The printed circuit board used in the present invention is typically a polyimide board, but is not limited thereto. For example, a usual epoxy resin or polyamide-impregnated glass fiber board can be used. In addition, the method of the present invention is particularly suitable for F
It is preferably applied to a PC board. The use of a carbon dioxide laser is important for the processing speed,
It is desirable from the viewpoint of the finished hole formation, but is not limited thereto, and a YAG laser, an excimer laser, a gas phase etching, a chemical etching, or the like can be used. The resist is not limited to the electrodeposition resist, and application of a photosensitive resin (film), application of a liquid resist, or spraying can also be used. The insulating film is not particularly limited. For example, a polyimide film is typical, and other polyester films and the like can also be used.

【0010】[0010]

【実施例】本発明を実施例を用いて具体的に説明する
が、これらは本発明の範囲を制限しない。 (実施例1)厚み50μmのポリイミドフィルムの両面
に18μmの銅箔層をキャスト法により形成して両面基
板を予め製造する。図1−(イ) に従って、予定したスル
ーホールに相当するPIフィルム2の有孔除去部となる
部分に対応する開口部(孔)(300μm径)4を、エ
ッチングにより両面FPC板の下側銅箔1”に作って孔
開き銅面を形成する。図1− (ロ)に従って、孔開き銅面
を有する片面銅箔をマスクとして、PIフィルム2上に
住友重機製レーザー加工機を用いてスキャニング方式
(レーザービームを基板加工面に連続照射させながら、
加工エリアを走査させる方法)で5ショット相当のエネ
ルギーでレーザー加工を行い、PI孔明けフィルムを形
成する。その場合、3万個の孔の加工に15分を要した
に過ぎない。この場合、孔の寸法が300μm、位置精
度が±20μm、大きさ精度±20μmの高精度でレー
ザー加工を行うことができた。
EXAMPLES The present invention will be specifically described with reference to examples, but these do not limit the scope of the present invention. Example 1 An 18 μm copper foil layer is formed on both sides of a 50 μm thick polyimide film by a casting method, and a double-sided board is manufactured in advance. According to FIG. 1- (a), an opening (hole) (300 μm diameter) 4 corresponding to a portion to be a perforated portion of the PI film 2 corresponding to a predetermined through hole is etched by etching the lower copper on the double-sided FPC board. Foil 1 "is formed to form a perforated copper surface. According to Fig. 1- (b), using a single-sided copper foil having a perforated copper surface as a mask, scanning is performed on PI film 2 using a laser processing machine manufactured by Sumitomo Heavy Industries. Method (while continuously irradiating the laser beam to the substrate processing surface,
Laser processing is performed with an energy equivalent to 5 shots by a method of scanning a processing area) to form a PI perforated film. In that case, it took only 15 minutes to process 30,000 holes. In this case, laser processing could be performed with a high precision of a hole size of 300 μm, a positional accuracy of ± 20 μm, and a size accuracy of ± 20 μm.

【0011】図1− (ハ)に従って、電着レジスト槽中に
上記加工済み基板を浸漬し、電気メッキと同じ要領で1
5秒間電着してレジストを付着すると、上側銅箔1’に
給電し銅箔裏面に給電しないので、全面上側銅箔1’全
面のみに電着レジストが塗布され、且つその反対面の絶
縁層の孔により露出している銅箔裏面部分1”にも塗布
できて、夫々上方レジスト塗布部5、下方レジスト塗布
部5’を形成する。図1− (ニ)に従って、導体パターン
を形成予定の上側銅箔1’を残して、エッチング等によ
り前記片面銅箔マスク層を除去すると同時に、上側銅箔
1’にエッチングにより所定の導体回路を形成して片面
FPC基板を作製した。
According to FIG. 1- (c), the processed substrate is immersed in an electrodeposition resist bath, and
When the resist is deposited by electrodeposition for 5 seconds, power is supplied to the upper copper foil 1 'and not to the rear surface of the copper foil, so that the electrodeposition resist is applied only to the entire surface of the upper copper foil 1', and the insulating layer on the opposite surface is applied. Can be applied also to the copper foil back surface portion 1 "exposed by the holes, thereby forming an upper resist coating portion 5 and a lower resist coating portion 5 ', respectively. A conductor pattern is to be formed according to FIG. The one-sided copper foil mask layer was removed by etching or the like while leaving the upper-side copper foil 1 ', and at the same time, a predetermined conductor circuit was formed on the upper-side copper foil 1' by etching to produce a one-sided FPC board.

【0012】(比較例1)図2に記載の方法に従って、
ガルバノ式炭酸ガスレーザー加工機により5ショット/
孔の条件でレーザー孔開け加工を行い片面FPC基板を
作製した。その場合、3万個の孔の加工に30分を要し
た。
Comparative Example 1 According to the method shown in FIG.
5 shots with a galvanic carbon dioxide laser processing machine
Laser drilling was performed under the hole conditions to produce a single-sided FPC board. In that case, it took 30 minutes to process 30,000 holes.

【0013】[0013]

【発明の効果】以上、本発明では、電気接続用の小孔
(スルーホール)付き片面FPC基板の製造に当たり、
出発原料として両面FPC板を用い、予め絶縁層の孔開
き位置と同じ孔を有する片面銅箔をマスクとして、絶縁
層に孔開け加工を行ったので、加工時間の短縮、高精度
な加工が可能となる効果が得られる。
As described above, according to the present invention, when manufacturing a single-sided FPC board having small holes (through holes) for electrical connection,
Using a double-sided FPC board as a starting material and drilling holes in the insulating layer using a single-sided copper foil that has the same holes as the holes in the insulating layer in advance as a mask, processing time can be reduced and high-precision processing is possible. The following effect can be obtained.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明による、両面FPC板を用いてレーザー
等を用いた孔開き加工により電気接続用の小孔(スルー
ホール)を行う方法を説明する模式図である。
FIG. 1 is a schematic view illustrating a method for forming small holes (through holes) for electrical connection by perforating using a double-sided FPC board using a laser or the like according to the present invention.

【図2】従来法による片面FPC基板にレーザー孔開き
加工により電気接続用の小孔(スルーホール)形成加工
を行う方法を説明する模式図であり、(イ) はその回路形
成工程を説明する模式図であり、 (ロ)はその回路側平面
図であり、 (ハ)はPIフィルム側平面図である。
FIG. 2 is a schematic view for explaining a method for forming a small hole (through hole) for electrical connection on a single-sided FPC board by laser drilling according to a conventional method, and FIG. It is a schematic diagram, (b) is the circuit side plan view, (c) is the PI film side plan view.

【符号の説明】[Explanation of symbols]

1 銅箔 1’ 上側銅箔 1” 下側銅箔 3 銅箔回路 4 開口部(孔) 5 上方レジスト塗布部 5’ 下方レジスト塗布部 DESCRIPTION OF SYMBOLS 1 Copper foil 1 'Upper copper foil 1 "Lower copper foil 3 Copper foil circuit 4 Opening (hole) 5 Upper resist application part 5' Lower resist application part

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 片面に導体パターン、片面に絶縁層を有
し、導体パターン部の絶縁層に、電気的接続を行うため
の孔を有する回路基板の製造方法において、 絶縁層の孔開けに際して、導体パターンの反対側にある
絶縁層の孔開き加工面に、予め絶縁層の孔開き位置と同
じ孔を有する金属のマスク層を形成しておき、絶縁層の
孔開け加工後にエッチング等で金属マスク層を除去する
ことを特徴とする、回路基板の製造方法。
1. A method of manufacturing a circuit board having a conductor pattern on one side and an insulating layer on one side and a hole for electrical connection in the insulating layer of the conductor pattern portion, A metal mask layer having the same hole as the hole of the insulating layer is formed in advance on the hole-formed surface of the insulating layer on the opposite side of the conductor pattern, and a metal mask is formed by etching or the like after the hole is formed in the insulating layer. A method for manufacturing a circuit board, comprising removing a layer.
【請求項2】 金属マスク層を除去するに当たり、回路
面及び回路の反対面の絶縁層の孔により露出している回
路裏面の両方をレジストにより保護する工程を含くむこ
とを特徴とする、請求項1記載の回路基板の製造方法。
2. The method according to claim 1, wherein removing the metal mask layer includes a step of protecting both the circuit surface and the circuit back surface exposed by the holes in the insulating layer on the opposite surface of the circuit with a resist. Item 2. The method for manufacturing a circuit board according to Item 1.
【請求項3】 レジストが電着レジストであることを特
徴とする、請求項2記載の回路基板の製造方法。
3. The method according to claim 2, wherein the resist is an electrodeposition resist.
【請求項4】 回路基板が可撓性プリント回路基板であ
ることを特徴とする、請求項1〜3のいずれかに記載の
回路基板の製造方法。
4. The method for manufacturing a circuit board according to claim 1, wherein the circuit board is a flexible printed circuit board.
JP29648097A 1997-10-15 1997-10-15 Production of circuit board Pending JPH11121900A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29648097A JPH11121900A (en) 1997-10-15 1997-10-15 Production of circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29648097A JPH11121900A (en) 1997-10-15 1997-10-15 Production of circuit board

Publications (1)

Publication Number Publication Date
JPH11121900A true JPH11121900A (en) 1999-04-30

Family

ID=17834111

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29648097A Pending JPH11121900A (en) 1997-10-15 1997-10-15 Production of circuit board

Country Status (1)

Country Link
JP (1) JPH11121900A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004092050A1 (en) * 2003-04-17 2004-10-28 Micromuscle Ab Method for producing a micromachined layered device
US7097394B2 (en) * 2000-10-11 2006-08-29 Matsushita Electric Industrial Co., Ltd. Circuit board production method and circuit board production data
KR100704919B1 (en) 2005-10-14 2007-04-09 삼성전기주식회사 Coreless substrate and manufacturing method thereof
CN102284796A (en) * 2011-06-07 2011-12-21 深圳市大族激光科技股份有限公司 Method for processing window on covering film
CN102689032A (en) * 2012-06-12 2012-09-26 杭州九博科技有限公司 Method for controlling automatic perforation of flexible circuit board
JP2021072308A (en) * 2019-10-29 2021-05-06 セイコーインスツル株式会社 Double-layer single-sided flexible substrate and method for manufacturing double-layer single-sided flexible substrate

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7097394B2 (en) * 2000-10-11 2006-08-29 Matsushita Electric Industrial Co., Ltd. Circuit board production method and circuit board production data
WO2004092050A1 (en) * 2003-04-17 2004-10-28 Micromuscle Ab Method for producing a micromachined layered device
US7322100B2 (en) 2003-04-17 2008-01-29 Micromuscle Ab Method for producing a micromachined layered device
KR100704919B1 (en) 2005-10-14 2007-04-09 삼성전기주식회사 Coreless substrate and manufacturing method thereof
CN102284796A (en) * 2011-06-07 2011-12-21 深圳市大族激光科技股份有限公司 Method for processing window on covering film
CN102689032A (en) * 2012-06-12 2012-09-26 杭州九博科技有限公司 Method for controlling automatic perforation of flexible circuit board
JP2021072308A (en) * 2019-10-29 2021-05-06 セイコーインスツル株式会社 Double-layer single-sided flexible substrate and method for manufacturing double-layer single-sided flexible substrate

Similar Documents

Publication Publication Date Title
JP5568618B2 (en) Method of manufacturing a circuit carrier and use of the method
EP0843955B1 (en) Method of forming raised metallic contacts on electrical circuits
US6827867B2 (en) Method for manufacturing printed wiring board
JP2003046243A (en) Method for manufacturing high density multilayer build- up wiring board
JPH11121900A (en) Production of circuit board
JPH11195849A (en) Flexible printed wiring board and method for manufacturing it
JP2003218490A (en) Printed wiring board and its manufacturing method
EP0949855B1 (en) Process for producing a multilayer circuit board having an electroplated blind hole
JPH08323488A (en) Drilling method for printed circuit board by laser beam
JP2000200975A (en) Manufacture of multilayer wiring substrate
KR100434072B1 (en) Through hole forming method of pcb using laser
JP2004071749A (en) Method of manufacturing multilayer circuit wiring board
JPH04286389A (en) Manufacture of circuit board
JPS61214497A (en) Manufacture of printed wiring board
JP2881515B2 (en) Printed circuit board manufacturing method
JPH06244529A (en) Manufacture of printed-wiring board
KR20030042339A (en) Method for creating through holes in printed wiring board
JP2000124605A (en) Method for manufacturing printed-circuit board for forming via with laser
JPH09130049A (en) Method of forming via hole by build-up method of multilayer printed wiring board, and multilayer printed wiring board manufactured by it
JPS63289990A (en) Manufacture of printed wiring board
JP3130707B2 (en) Printed circuit board and method of manufacturing the same
JPH06177503A (en) Manufacture of printed wiring board
JPH0336319B2 (en)
CN118804487A (en) Processing method of laser blind groove plate
KR20020000009A (en) Method of making blind-via hole in PCB