JPH10207771A - メモリ動作短縮方法 - Google Patents

メモリ動作短縮方法

Info

Publication number
JPH10207771A
JPH10207771A JP9289800A JP28980097A JPH10207771A JP H10207771 A JPH10207771 A JP H10207771A JP 9289800 A JP9289800 A JP 9289800A JP 28980097 A JP28980097 A JP 28980097A JP H10207771 A JPH10207771 A JP H10207771A
Authority
JP
Japan
Prior art keywords
memory
read
data
write
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP9289800A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10207771A5 (enExample
Inventor
Michael Andrewarthur Jay
ジェイ・マイケル・アンドリューアーサ
H Freidberg Donald
ドナルド・エイチ・フライドバーグ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JPH10207771A publication Critical patent/JPH10207771A/ja
Publication of JPH10207771A5 publication Critical patent/JPH10207771A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
JP9289800A 1996-11-12 1997-10-22 メモリ動作短縮方法 Withdrawn JPH10207771A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/747,320 US5974514A (en) 1996-11-12 1996-11-12 Controlling SDRAM memory by using truncated burst read-modify-write memory operations
US747,320 1996-11-12

Publications (2)

Publication Number Publication Date
JPH10207771A true JPH10207771A (ja) 1998-08-07
JPH10207771A5 JPH10207771A5 (enExample) 2005-03-10

Family

ID=25004583

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9289800A Withdrawn JPH10207771A (ja) 1996-11-12 1997-10-22 メモリ動作短縮方法

Country Status (2)

Country Link
US (1) US5974514A (enExample)
JP (1) JPH10207771A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6862248B2 (en) 2003-06-28 2005-03-01 Hynix Semiconductor Inc. Method for masking ringing in DDR SDRAM
US7054221B2 (en) 2003-06-30 2006-05-30 Hynix Semiconductor Inc. Data pass control device for masking write ringing in DDR SDRAM and method thereof
JP2013502646A (ja) * 2009-08-20 2013-01-24 ラムバス・インコーポレーテッド 原子メモリ装置

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5991850A (en) * 1996-08-15 1999-11-23 Micron Technology, Inc. Synchronous DRAM modules including multiple clock out signals for increasing processing speed
US6415364B1 (en) * 1997-12-31 2002-07-02 Unisys Corporation High-speed memory storage unit for a multiprocessor system having integrated directory and data storage subsystems
US6247101B1 (en) * 1998-07-01 2001-06-12 Lsi Logic Corporation Tagged access synchronous bus architecture
US6038693A (en) * 1998-09-23 2000-03-14 Intel Corporation Error correction scheme for an integrated L2 cache
WO2001045101A2 (en) * 1999-12-17 2001-06-21 Thomson Licensing S.A. USAGE OF AN SDRAM AS STORAGE FOR CORRECTION AND TRACK BUFFERING IN FRONTEND ICs OF OPTICAL RECORDING OR REPRODUCTION DEVICES
US6314049B1 (en) 2000-03-30 2001-11-06 Micron Technology, Inc. Elimination of precharge operation in synchronous flash memory
JP2001290696A (ja) * 2000-04-07 2001-10-19 Minolta Co Ltd メモリ基板
US6463506B1 (en) * 2000-04-29 2002-10-08 Hewlett-Packard Company Arrangement of data within cache lines so that tags are first data received
US6728798B1 (en) * 2000-07-28 2004-04-27 Micron Technology, Inc. Synchronous flash memory with status burst output
KR100644597B1 (ko) * 2000-08-05 2006-11-10 삼성전자주식회사 버스 시스템 및 그 커맨드 전달방법
US6580659B1 (en) * 2000-08-25 2003-06-17 Micron Technology, Inc. Burst read addressing in a non-volatile memory device
US6327202B1 (en) 2000-08-25 2001-12-04 Micron Technology, Inc. Bit line pre-charge in a memory
US6310809B1 (en) 2000-08-25 2001-10-30 Micron Technology, Inc. Adjustable pre-charge in a memory
US6691204B1 (en) * 2000-08-25 2004-02-10 Micron Technology, Inc. Burst write in a non-volatile memory device
US20020135817A1 (en) * 2001-03-22 2002-09-26 Kuo-Jeng Wang Data transmission scheme for scanner
US6708258B1 (en) * 2001-06-14 2004-03-16 Cisco Technology, Inc. Computer system for eliminating memory read-modify-write operations during packet transfers
US6826113B2 (en) * 2003-03-27 2004-11-30 International Business Machines Corporation Synchronous dynamic random access memory device having memory command cancel function
US7480774B2 (en) * 2003-04-01 2009-01-20 International Business Machines Corporation Method for performing a command cancel function in a DRAM
KR100720260B1 (ko) * 2004-11-15 2007-05-22 주식회사 하이닉스반도체 반도체 메모리 장치의 로컬 입출력 라인 프리차지 회로
US7945840B2 (en) 2007-02-12 2011-05-17 Micron Technology, Inc. Memory array error correction apparatus, systems, and methods
US7617354B2 (en) * 2007-03-08 2009-11-10 Qimonda North America Corp. Abbreviated burst data transfers for semiconductor memory
US7684280B2 (en) * 2007-10-22 2010-03-23 Advantest Corporation Histogram generation with banks for improved memory access performance
US8452920B1 (en) 2007-12-31 2013-05-28 Synopsys Inc. System and method for controlling a dynamic random access memory
KR20100101449A (ko) * 2009-03-09 2010-09-17 삼성전자주식회사 메모리 장치, 그것의 마스크 데이터 전송 방법 및 입력 데이터 정렬 방법

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450130A (en) * 1994-03-30 1995-09-12 Radius Inc. Method and system for cell based image data compression
US5668773A (en) * 1994-12-23 1997-09-16 Micron Technology, Inc. Synchronous burst extended data out DRAM
US5640364A (en) * 1994-12-23 1997-06-17 Micron Technology, Inc. Self-enabling pulse trapping circuit
US5587961A (en) * 1996-02-16 1996-12-24 Micron Technology, Inc. Synchronous memory allowing early read command in write to read transitions

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6862248B2 (en) 2003-06-28 2005-03-01 Hynix Semiconductor Inc. Method for masking ringing in DDR SDRAM
US7054221B2 (en) 2003-06-30 2006-05-30 Hynix Semiconductor Inc. Data pass control device for masking write ringing in DDR SDRAM and method thereof
JP2013502646A (ja) * 2009-08-20 2013-01-24 ラムバス・インコーポレーテッド 原子メモリ装置
US9658953B2 (en) 2009-08-20 2017-05-23 Rambus Inc. Single command, multiple column-operation memory device
US9898400B2 (en) 2009-08-20 2018-02-20 Rambus Inc. Single command, multiple column-operation memory device
US10552310B2 (en) 2009-08-20 2020-02-04 Rambus Inc. Single command, multiple column-operation memory device
US11204863B2 (en) 2009-08-20 2021-12-21 Rambus Inc. Memory component that performs data write from pre-programmed register
US11720485B2 (en) 2009-08-20 2023-08-08 Rambus Inc. DRAM with command-differentiated storage of internally and externally sourced data
US11748252B2 (en) 2009-08-20 2023-09-05 Rambus Inc. Data write from pre-programmed register
US12189523B2 (en) 2009-08-20 2025-01-07 Rambus Inc. Command-differentiated storage of internally and externally sourced data

Also Published As

Publication number Publication date
US5974514A (en) 1999-10-26

Similar Documents

Publication Publication Date Title
JPH10207771A (ja) メモリ動作短縮方法
US5893136A (en) Memory controller for independently supporting Synchronous and Asynchronous DRAM memories
US6504785B1 (en) Multiprocessor system with integrated memory
CN100386753C (zh) 脉冲串长度比预取长度短的存储器系统
US8195918B2 (en) Memory hub with internal cache and/or memory access prediction
US6604180B2 (en) Pipelined memory controller
EP1665058B1 (en) Memory module and method having on-board data search capabilites and processor-based system using such memory modules
JP2909592B2 (ja) コンピュータメモリシステム
JP4507186B2 (ja) モードレジスタにおけるバースト長設定の変更を行わずに、異なるバースト長のアクセスをサポートするｄｒａｍ
JP2004110785A (ja) メモリコントローラ
KR100679370B1 (ko) 메모리 소자에서의 워드 순서지정 방법
JP2005535038A (ja) 内部ロウキャッシングを有するメモリハブおよびアクセス方法。
JPH09213070A (ja) 隠れプリチャージ式疑似キャッシュｄｒａｍ
US6243768B1 (en) Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US6748527B1 (en) Data processing system for performing software initialization
EP1012687B1 (en) Method and apparatus for controlling data transfer between a synchronous dram-type memory and a system bus
US5926828A (en) Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
JPH06318178A (ja) キャッシュタグメモリ用キャッシュタグ制御装置及び制御方法
JP3111052B2 (ja) 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム
JP3967921B2 (ja) データ処理装置及びデータ処理システム
JP4398066B2 (ja) メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム
JPH06231032A (ja) アクセス制御装置
JP3516835B2 (ja) 情報処理システム
JPH04297936A (ja) メモリ制御回路
HK1030817B (en) Method and apparatus for controlling data transfer between a synchronous dram-type memory and a system bus

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040408

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040408

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20061017