JPH10187538A - 仮想アドレス変換資源の共用化の方法及びシステム - Google Patents

仮想アドレス変換資源の共用化の方法及びシステム

Info

Publication number
JPH10187538A
JPH10187538A JP9114690A JP11469097A JPH10187538A JP H10187538 A JPH10187538 A JP H10187538A JP 9114690 A JP9114690 A JP 9114690A JP 11469097 A JP11469097 A JP 11469097A JP H10187538 A JPH10187538 A JP H10187538A
Authority
JP
Japan
Prior art keywords
code
data
context identifier
address
context
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9114690A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10187538A5 (enExample
Inventor
Ahmed Hassan Mohamed
アーメド・ハッサン・モハメド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of JPH10187538A publication Critical patent/JPH10187538A/ja
Publication of JPH10187538A5 publication Critical patent/JPH10187538A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP9114690A 1996-05-02 1997-05-02 仮想アドレス変換資源の共用化の方法及びシステム Pending JPH10187538A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/643,047 US6427162B1 (en) 1996-05-02 1996-05-02 Separate code and data contexts: an architectural approach to virtual text sharing
US643047 2000-08-21

Publications (2)

Publication Number Publication Date
JPH10187538A true JPH10187538A (ja) 1998-07-21
JPH10187538A5 JPH10187538A5 (enExample) 2005-03-10

Family

ID=24579149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9114690A Pending JPH10187538A (ja) 1996-05-02 1997-05-02 仮想アドレス変換資源の共用化の方法及びシステム

Country Status (3)

Country Link
US (1) US6427162B1 (enExample)
EP (1) EP0805398A1 (enExample)
JP (1) JPH10187538A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008155841A1 (ja) * 2007-06-20 2008-12-24 Fujitsu Limited 演算処理装置および演算処理方法

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7149776B1 (en) * 2001-08-31 2006-12-12 Oracle International Corp. System and method for real-time co-browsing
US7010791B2 (en) * 2001-09-20 2006-03-07 Intel Corporation Method for implementing multiple type hierarchies
JP4226816B2 (ja) * 2001-09-28 2009-02-18 株式会社東芝 マイクロプロセッサ
US7085889B2 (en) * 2002-03-22 2006-08-01 Intel Corporation Use of a context identifier in a cache memory
GB2411751A (en) * 2002-04-25 2005-09-07 Livedevices Ltd Improvements relating to reduced-overhead context-saving in static priority scheduled operating systems
US8776050B2 (en) * 2003-08-20 2014-07-08 Oracle International Corporation Distributed virtual machine monitor for managing multiple virtual resources across multiple physical nodes
US20050044301A1 (en) * 2003-08-20 2005-02-24 Vasilevsky Alexander David Method and apparatus for providing virtual computing services
US7188229B2 (en) * 2004-01-17 2007-03-06 Sun Microsystems, Inc. Method and apparatus for memory management in a multi-processor computer system
US7526617B2 (en) 2005-12-29 2009-04-28 Sap Ag System and method for memory management using memory windows
GB2456813B (en) * 2008-01-24 2012-03-07 Advanced Risc Mach Ltd Diagnostic context construction and comparison
US20120316956A1 (en) * 2011-06-07 2012-12-13 Microsoft Corporation Client-Server Joint Personalization for Private Mobile Advertising
US8918608B2 (en) * 2012-01-09 2014-12-23 Ravello Systems Ltd. Techniques for handling memory accesses by processor-independent executable code in a multi-processor environment
US8914778B2 (en) * 2012-11-05 2014-12-16 International Business Machines Corporation Data placement for execution of an executable
US8863099B2 (en) 2012-11-05 2014-10-14 International Business Machines Corporation Compilation and placement of instructions in a memory system
US9734083B2 (en) 2014-03-31 2017-08-15 International Business Machines Corporation Separate memory address translations for instruction fetches and data accesses
US9824021B2 (en) * 2014-03-31 2017-11-21 International Business Machines Corporation Address translation structures to provide separate translations for instruction fetches and data accesses
US9715449B2 (en) 2014-03-31 2017-07-25 International Business Machines Corporation Hierarchical translation structures providing separate translations for instruction fetches and data accesses
US10977192B1 (en) * 2016-04-08 2021-04-13 Amazon Technologies, Inc. Real-time memory-page state tracking and its applications
WO2018027839A1 (zh) * 2016-08-11 2018-02-15 华为技术有限公司 一种页表缓存tlb中表项的访问方法，及处理芯片

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3650584T2 (de) 1985-02-22 1997-06-26 Intergraph Corp Anordnung von Cachespeicherverwaltungseinheiten
US4761733A (en) * 1985-03-11 1988-08-02 Celerity Computing Direct-execution microprogrammable microprocessor system
EP0282213A3 (en) 1987-03-09 1991-04-24 AT&T Corp. Concurrent context memory management unit
JPS63231550A (ja) * 1987-03-19 1988-09-27 Hitachi Ltd 多重仮想空間制御方式
US5008811A (en) 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
US5247632A (en) * 1989-01-23 1993-09-21 Eastman Kodak Company Virtual memory management arrangement for addressing multi-dimensional arrays in a digital data processing system
JPH0512126A (ja) * 1991-07-05 1993-01-22 Hitachi Ltd 仮想計算機のアドレス変換装置及びアドレス変換方法
US5727179A (en) * 1991-11-27 1998-03-10 Canon Kabushiki Kaisha Memory access method using intermediate addresses
US5638382A (en) * 1994-06-29 1997-06-10 Intel Corporation Built-in self test function for a processor including intermediate test results
US5630087A (en) * 1994-11-02 1997-05-13 Sun Microsystems, Inc. Apparatus and method for efficient sharing of virtual memory translations
JPH09153067A (ja) * 1995-11-29 1997-06-10 Nec Corp ハイパーメディア文書ナビゲーション方式
US5754818A (en) * 1996-03-22 1998-05-19 Sun Microsystems, Inc. Architecture and method for sharing TLB entries through process IDS

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008155841A1 (ja) * 2007-06-20 2008-12-24 Fujitsu Limited 演算処理装置および演算処理方法

Also Published As

Publication number Publication date
EP0805398A1 (en) 1997-11-05
US6427162B1 (en) 2002-07-30

Similar Documents

Publication Publication Date Title
US6427162B1 (en) Separate code and data contexts: an architectural approach to virtual text sharing
US10740249B2 (en) Maintaining processor resources during architectural events
US4742450A (en) Method to share copy on write segment for mapped files
US5493660A (en) Software assisted hardware TLB miss handler
US5724538A (en) Computer memory address control apparatus utilizing hashed address tags in page tables which are compared to a combined address tag and index which are longer than the basic data width of the associated computer
US7165164B2 (en) Method and apparatus including heuristic for sharing TLB entries
US7409487B1 (en) Virtualization system for computers that use address space indentifiers
US6061773A (en) Virtual memory system with page table space separating a private space and a shared space in a virtual memory
US6970990B2 (en) Virtual mode virtual memory manager method and apparatus
US5852738A (en) Method and apparatus for dynamically controlling address space allocation
US6442664B1 (en) Computer memory address translation system
US7149873B2 (en) Methods and apparatus for a dual address space operating system
US5987582A (en) Method of obtaining a buffer contiguous memory and building a page table that is accessible by a peripheral graphics device
US20090187731A1 (en) Method for Address Translation in Virtual Machines
JPH05233458A (ja) コンピュータシステムのメモリ管理装置
JPH04320553A (ja) アドレス変換機構
US7269825B1 (en) Method and system for relative address translation
US6606697B1 (en) Information processing apparatus and memory control method
US7444636B2 (en) Method and system of determining attributes of a functional unit in a multiple processor computer system
US6567907B1 (en) Avoiding mapping conflicts in a translation look-aside buffer
Faraz A review of memory allocation and management in computer systems
JP2635310B2 (ja) アドレス変換装置

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040405

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040405

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061018

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061109

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070208

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20070214

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070705