DE3650584T2 - Anordnung von Cachespeicherverwaltungseinheiten - Google Patents

Anordnung von Cachespeicherverwaltungseinheiten

Info

Publication number
DE3650584T2
DE3650584T2 DE3650584T DE3650584T DE3650584T2 DE 3650584 T2 DE3650584 T2 DE 3650584T2 DE 3650584 T DE3650584 T DE 3650584T DE 3650584 T DE3650584 T DE 3650584T DE 3650584 T2 DE3650584 T2 DE 3650584T2
Authority
DE
Germany
Prior art keywords
arrangement
cache management
management units
units
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3650584T
Other languages
English (en)
Other versions
DE3650584D1 (de
Inventor
Howard Gene Sachs
Walter H Hollingsworth
James Youngsae Cho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intergraph Corp
Original Assignee
Intergraph Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=24829780&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE3650584(T2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Intergraph Corp filed Critical Intergraph Corp
Publication of DE3650584D1 publication Critical patent/DE3650584D1/de
Application granted granted Critical
Publication of DE3650584T2 publication Critical patent/DE3650584T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
DE3650584T 1985-02-22 1986-02-21 Anordnung von Cachespeicherverwaltungseinheiten Expired - Lifetime DE3650584T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US70449785A 1985-02-22 1985-02-22

Publications (2)

Publication Number Publication Date
DE3650584D1 DE3650584D1 (de) 1997-01-23
DE3650584T2 true DE3650584T2 (de) 1997-06-26

Family

ID=24829780

Family Applications (2)

Application Number Title Priority Date Filing Date
DE3650782T Expired - Lifetime DE3650782T2 (de) 1985-02-22 1986-02-21 Anordnung von Cachespeicherverwaltungseinheiten
DE3650584T Expired - Lifetime DE3650584T2 (de) 1985-02-22 1986-02-21 Anordnung von Cachespeicherverwaltungseinheiten

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE3650782T Expired - Lifetime DE3650782T2 (de) 1985-02-22 1986-02-21 Anordnung von Cachespeicherverwaltungseinheiten

Country Status (4)

Country Link
EP (2) EP0732656B1 (de)
JP (1) JPH07117913B2 (de)
CA (3) CA1272301A (de)
DE (2) DE3650782T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0661066B2 (ja) * 1986-10-20 1994-08-10 株式会社日立製作所 記憶制御装置
KR950006590B1 (ko) * 1986-11-14 1995-06-19 가부시기가이샤 히다찌세이사꾸쇼 캐시 메모리를 갖는 마이크로 프로세서
IT1219238B (it) * 1988-04-26 1990-05-03 Olivetti & Co Spa Dispositivo di traslazione dell'indirizzo per un memoria operativa di computer
US5170476A (en) * 1990-01-22 1992-12-08 Motorola, Inc. Data processor having a deferred cache load
EP0612013A1 (de) * 1993-01-21 1994-08-24 Advanced Micro Devices, Inc. Kombination von Vorausholungspuffer und Befehlscachespeicher
US5890221A (en) * 1994-10-05 1999-03-30 International Business Machines Corporation Method and system for offset miss sequence handling in a data cache array having multiple content addressable field per cache line utilizing an MRU bit
US6427162B1 (en) * 1996-05-02 2002-07-30 Sun Microsystems, Inc. Separate code and data contexts: an architectural approach to virtual text sharing
US8038691B2 (en) 2004-11-12 2011-10-18 Boston Scientific Scimed, Inc. Cutting balloon catheter having flexible atherotomes
US11755496B1 (en) 2021-12-10 2023-09-12 Amazon Technologies, Inc. Memory de-duplication using physical memory aliases

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3138972A1 (de) * 1981-09-30 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Onchip mikroprozessorchachespeichersystem und verfahren zu seinem betrieb

Also Published As

Publication number Publication date
DE3650782T2 (de) 2004-06-17
DE3650584D1 (de) 1997-01-23
EP0732656A2 (de) 1996-09-18
JPH07117913B2 (ja) 1995-12-18
CA1272301A (en) 1990-07-31
EP0196244A2 (de) 1986-10-01
EP0196244B1 (de) 1996-12-11
CA1283220C (en) 1991-04-16
CA1283219C (en) 1991-04-16
EP0732656A3 (de) 1996-11-06
DE3650782D1 (de) 2003-09-11
EP0732656B1 (de) 2003-08-06
EP0196244A3 (de) 1990-04-25
JPS61275946A (ja) 1986-12-06

Similar Documents

Publication Publication Date Title
ATA196386A (de) Gleitlager
DE3588114T2 (de) Supraleitende Anordnung
DE3650584D1 (de) Anordnung von Cachespeicherverwaltungseinheiten
NO171239C (no) Databehandlingssystem
BR8604630A (pt) Mancal oscilante
FR2591677B1 (fr) Verin bi-pression
FR2577028B3 (fr) Refrigerateur
NO173305C (no) Datasystem
DE3751642T2 (de) Verwaltung von getrennten Befehls- und Operanden-Cachespeichern
TR23772A (tr) Bitki bueyuemesini duezenleyici bilesim
KR860015182U (ko) 경찰봉
SE8502500D0 (sv) Computer
RO93160A2 (ro) Calculator fotocolor
BR8503036A (pt) Parafusos torquimetricos
SE8505820D0 (sv) Cylindertyp
SE8502061D0 (sv) Hoj- och senkbart badkar
SE8500380D0 (sv) Arrangemang vid ottomotor
KR860014094U (ko) 누에섶
ES286820Y (es) Pieza absorbente con medios centradores
FI851085L (fi) Utjaemningsanordning foer en innloppslaoda i en pappersmaskin
KR870010338U (ko) 실린더 정
ES286557Y (es) Nueva bolsa-maleta
SE461878B (sv) Datorkopplingsenhet
KR870010508U (ko) 휴대용 조명기
BR8503179A (pt) Cilindro eletronico

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: INTERGRAPH HARDWARE TECHNOLOGIES CO., LAS VEGAS, N

8310 Action for declaration of annulment
8313 Request for invalidation rejected/withdrawn