JPH10178101A5 - - Google Patents

Info

Publication number
JPH10178101A5
JPH10178101A5 JP1997339612A JP33961297A JPH10178101A5 JP H10178101 A5 JPH10178101 A5 JP H10178101A5 JP 1997339612 A JP1997339612 A JP 1997339612A JP 33961297 A JP33961297 A JP 33961297A JP H10178101 A5 JPH10178101 A5 JP H10178101A5
Authority
JP
Japan
Prior art keywords
logic block
routing
routing channel
signals
bottom layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1997339612A
Other languages
English (en)
Japanese (ja)
Other versions
JP4190606B2 (ja
JPH10178101A (ja
Filing date
Publication date
Priority claimed from US08/763,501 external-priority patent/US5894142A/en
Application filed filed Critical
Publication of JPH10178101A publication Critical patent/JPH10178101A/ja
Publication of JPH10178101A5 publication Critical patent/JPH10178101A5/ja
Application granted granted Critical
Publication of JP4190606B2 publication Critical patent/JP4190606B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP33961297A 1996-12-11 1997-12-10 集積回路における経路配線 Expired - Fee Related JP4190606B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US763,501 1996-12-11
US08/763,501 US5894142A (en) 1996-12-11 1996-12-11 Routing for integrated circuits

Publications (3)

Publication Number Publication Date
JPH10178101A JPH10178101A (ja) 1998-06-30
JPH10178101A5 true JPH10178101A5 (enExample) 2005-07-21
JP4190606B2 JP4190606B2 (ja) 2008-12-03

Family

ID=25068003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33961297A Expired - Fee Related JP4190606B2 (ja) 1996-12-11 1997-12-10 集積回路における経路配線

Country Status (2)

Country Link
US (1) US5894142A (enExample)
JP (1) JP4190606B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW400650B (en) * 1996-11-26 2000-08-01 Hitachi Ltd Semiconductor integrated circuit device
JPH1140736A (ja) * 1997-07-16 1999-02-12 Nec Ic Microcomput Syst Ltd 半導体装置
JP2000077609A (ja) 1998-08-28 2000-03-14 Hitachi Ltd 半導体集積回路装置
JP5296963B2 (ja) * 2005-12-21 2013-09-25 エルピーダメモリ株式会社 多層配線半導体集積回路、半導体装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01270330A (ja) * 1988-04-22 1989-10-27 Seiko Epson Corp マスター・スライス方式集積回路装置
JPH0727968B2 (ja) * 1988-12-20 1995-03-29 株式会社東芝 半導体集積回路装置
JPH0329342A (ja) * 1989-06-26 1991-02-07 Toshiba Corp 半導体装置
US5742099A (en) * 1994-09-29 1998-04-21 Intel Corporation Power bus for an integrated circuit including end-to-end arranged segments providing power and ground

Similar Documents

Publication Publication Date Title
WO2001084553A3 (en) Three-dimensional memory array and method of fabrication
EP1137069A4 (en) MANUFACTURING PROCESS FOR GLUED SOI WAFERS, AND GLOSSY SOI WAFERS
IT8421761A0 (it) Trasduttore elettroacustico integrato, in particolare incluso in un substrato di semiconduttore.
WO2004049394A3 (en) Digital and rf system and method therefor
EP0890989A4 (en) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD
MY131836A (en) Three-dimensional memory array and method of fabrication
JP2000138433A5 (enExample)
WO1999025023B1 (en) Asic routing architecture
EP1067603A3 (en) Chip carrier
WO2002080273A3 (en) Alternate bump metallurgy bars for power and ground routing
JPS5662352A (en) Semiconductor integrated circuit device for acoustic amplification circuit
GB2307336B (en) Integrated circuit package and method of fabrication
DE50208728D1 (de) Halbleiterspeicher mit sich kreuzenden wort- und bitleitungen, an denen magnetoresistive speicherzellen angeordnet sind
EP0788166A3 (en) Integrated circuit chip having gate array book personalisation using local interconnect
WO2001046988A3 (en) Method and apparatus for routing 1 of n signals
WO2003049194A1 (fr) Ligne fonctionnelle et reseau de transistor utilisant celle-ci
EP1186417A3 (en) Wide-array inkjet printhead assembly with internal electrical routing system
FR2736206B1 (fr) Procede de realisation d'un substrat d'interconnexion permettant de connecter une puce sur un substrat de reception
EP0736903A3 (en) Three-dimensional multi-chip module having stacked semiconductor chips and process of fabrication thereof
JPH11145420A5 (enExample)
WO2003058327A8 (en) Surface type optical modulator and its manufacturing method
EP1389780A3 (en) Semiconductor integrated circuit device
WO2004100169A3 (en) Mram architecture with a bit line located underneath the magnetic tunneling junction device
EP0395101A3 (en) Semiconductor memory device having low noise bit line structure
TW200514194A (en) Multi-layered complementary wire structure and manufacturing method thereof