JPH10124469A - エラー閉じ込めノード・クラスタ - Google Patents

エラー閉じ込めノード・クラスタ

Info

Publication number
JPH10124469A
JPH10124469A JP9243744A JP24374497A JPH10124469A JP H10124469 A JPH10124469 A JP H10124469A JP 9243744 A JP9243744 A JP 9243744A JP 24374497 A JP24374497 A JP 24374497A JP H10124469 A JPH10124469 A JP H10124469A
Authority
JP
Japan
Prior art keywords
node
memory
nodes
ring
cluster
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9243744A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10124469A5 (enExample
Inventor
M Patrick David
デビッド・エム・パトリック
D Gant Alan
アラン・ディー・ガント
M Chasuten David
デビッド・エム・チャステン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JPH10124469A publication Critical patent/JPH10124469A/ja
Publication of JPH10124469A5 publication Critical patent/JPH10124469A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/004—Error avoidance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
JP9243744A 1996-09-27 1997-09-09 エラー閉じ込めノード・クラスタ Pending JPH10124469A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US720,368 1991-06-25
US08/720,368 US5845071A (en) 1996-09-27 1996-09-27 Error containment cluster of nodes

Publications (2)

Publication Number Publication Date
JPH10124469A true JPH10124469A (ja) 1998-05-15
JPH10124469A5 JPH10124469A5 (enExample) 2005-03-17

Family

ID=24893766

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9243744A Pending JPH10124469A (ja) 1996-09-27 1997-09-09 エラー閉じ込めノード・クラスタ

Country Status (2)

Country Link
US (1) US5845071A (enExample)
JP (1) JPH10124469A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908186A (zh) * 2009-06-08 2010-12-08 北京西阁万投资咨询有限公司 一种信息系统

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5991893A (en) * 1997-08-29 1999-11-23 Hewlett-Packard Company Virtually reliable shared memory
JP2001515244A (ja) * 1997-09-05 2001-09-18 サン・マイクロシステムズ・インコーポレーテッド スケーリング可能な共用メモリ・マルチプロセッサ・システム
US6081876A (en) * 1997-09-22 2000-06-27 Hewlett-Packard Company Memory error containment in network cache environment via restricted access
US6154765A (en) 1998-03-18 2000-11-28 Pasocs Llc Distributed digital rule processor for single system image on a clustered network and method
US6449699B2 (en) 1999-03-29 2002-09-10 International Business Machines Corporation Apparatus and method for partitioned memory protection in cache coherent symmetric multiprocessor systems
JP2003330905A (ja) * 2002-05-14 2003-11-21 Nec Corp コンピュータシステム
JP4023441B2 (ja) * 2003-12-09 2007-12-19 日本電気株式会社 コンピュータシステム及びプログラム
US7774562B2 (en) * 2004-09-17 2010-08-10 Hewlett-Packard Development Company, L.P. Timeout acceleration for globally shared memory transaction tracking table
US7644238B2 (en) 2007-06-01 2010-01-05 Microsoft Corporation Timestamp based transactional memory
US8370595B2 (en) * 2009-12-21 2013-02-05 International Business Machines Corporation Aggregate data processing system having multiple overlapping synthetic computers
US8364922B2 (en) * 2009-12-21 2013-01-29 International Business Machines Corporation Aggregate symmetric multiprocessor system
WO2011076599A1 (en) * 2009-12-21 2011-06-30 International Business Machines Corporation Aggregate symmetric multiprocessor system
US9041428B2 (en) 2013-01-15 2015-05-26 International Business Machines Corporation Placement of storage cells on an integrated circuit
US9201727B2 (en) 2013-01-15 2015-12-01 International Business Machines Corporation Error protection for a data bus
US9021328B2 (en) 2013-01-15 2015-04-28 International Business Machines Corporation Shared error protection for register banks
US9043683B2 (en) 2013-01-23 2015-05-26 International Business Machines Corporation Error protection for integrated circuits
US11520640B2 (en) * 2020-01-30 2022-12-06 Alibaba Group Holding Limited Efficient and more advanced implementation of ring-AllReduce algorithm for distributed parallel deep learning

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63253468A (ja) * 1987-04-10 1988-10-20 Hitachi Ltd ベクトル処理装置
US5315549A (en) * 1991-06-11 1994-05-24 Dallas Semiconductor Corporation Memory controller for nonvolatile RAM operation, systems and methods
US5394554A (en) * 1992-03-30 1995-02-28 International Business Machines Corporation Interdicting I/O and messaging operations from sending central processing complex to other central processing complexes and to I/O device in multi-system complex
FR2694120B1 (fr) * 1992-07-24 1994-09-23 Sgs Thomson Microelectronics Circuit de gestion de mots mémoires.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908186A (zh) * 2009-06-08 2010-12-08 北京西阁万投资咨询有限公司 一种信息系统

Also Published As

Publication number Publication date
US5845071A (en) 1998-12-01

Similar Documents

Publication Publication Date Title
JPH10124469A (ja) エラー閉じ込めノード・クラスタ
JP2576846B2 (ja) クラスタ制御装置及びクラスタ接続多重多重プロセッシング・システム
US5495570A (en) Mirrored memory multi-processor system
EP0733237B1 (en) Multidimensional interconnection and routing network for an mpp computer
JP2792649B2 (ja) 並列コンピュータシステム
US5303383A (en) Multiprocessor computer system
US6504841B1 (en) Three-dimensional interconnection geometries for multi-stage switching networks using flexible ribbon cable connection between multiple planes
JP4290730B2 (ja) ツリーベースメモリ構造
US8204054B2 (en) System having a plurality of nodes connected in multi-dimensional matrix, method of controlling system and apparatus
Davis et al. Fault location techniques for distributed control interconnection networks
JP2005508032A (ja) 複数の通信リンクとリモートダイレクトメモリアクセスプロトコルとの統合のための方法および装置
US5560027A (en) Scalable parallel processing systems wherein each hypernode has plural processing modules interconnected by crossbar and each processing module has SCI circuitry for forming multi-dimensional network with other hypernodes
US20140032701A1 (en) Memory network methods, apparatus, and systems
JP2003131953A (ja) メモリシステムおよびその使用方法
US11841793B2 (en) Switch-based free memory tracking in data center environments
JP3720981B2 (ja) マルチプロセッサシステム
JPH10124472A (ja) 多ノードｓｃｉコンピュータシステムの経路指定方法
US7069362B2 (en) Topology for shared memory computer system
JP3661531B2 (ja) マルチプロセッサシステム及びそのアドレス解決方法
JP2000187652A (ja) マルチプロセッサシステム
JP2001331467A (ja) 計算機システム
Ozols et al. Fault tolerant virtual machine architecture for advanced avionics applications
CN108632142B (zh) 节点控制器的路由管理方法和装置
Azeez Reliable low latency I/O in torus-based interconnection networks
Sadawarti et al. Fault-tolerant routing in unique-path multistage interconnection networks

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20040309

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20040309

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040413

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040413

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060424

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060427

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20060725

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20060728

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070531