JPH0934801A - Method for detecting pointer control abnormality for fifo - Google Patents

Method for detecting pointer control abnormality for fifo

Info

Publication number
JPH0934801A
JPH0934801A JP7185534A JP18553495A JPH0934801A JP H0934801 A JPH0934801 A JP H0934801A JP 7185534 A JP7185534 A JP 7185534A JP 18553495 A JP18553495 A JP 18553495A JP H0934801 A JPH0934801 A JP H0934801A
Authority
JP
Japan
Prior art keywords
fifo
data
check
reset
pointer control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP7185534A
Other languages
Japanese (ja)
Inventor
Hajime Nemoto
肇 根本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koki Holdings Co Ltd
Original Assignee
Hitachi Koki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Koki Co Ltd filed Critical Hitachi Koki Co Ltd
Priority to JP7185534A priority Critical patent/JPH0934801A/en
Publication of JPH0934801A publication Critical patent/JPH0934801A/en
Withdrawn legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To eliminate a print control defect by checking data as to whether or not the data are out of an FIFO in the order of being written so as to check an abnormality of a pointer control function of the FIFO including parity data. SOLUTION: A FIFO(First In First Out) is reset. Check data to write the FIFO are reset. The check data are written in the FIFO. The check data are incremented. The processing above is repeated by a capacity of data to be checked. Then the check data are reset to make comparison check of the data in the FIFO. Data in the FIFO are read. The data in the FIFO and the check data are verified for checking. When verification error is caused in the data of the FIFO, error processing is executed to stop the processing. Then the check data are incremented. The processing above is repeated by a capacity of data to be checked. The FIFO is reset.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、マイクロプロセッサが
アクセスする増設可能な複数のFIFO(First In Firs
t Out)あるいは、FIFOユニットをチェックする方法
に関する。なお、FIFOユニットとは、FIFOチッ
プ、FIFOモジュールまたは増設単位となる複数のF
IFOで構成されるものを意味する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plurality of expandable FIFOs (First In Firs) accessed by a microprocessor.
t Out) or a method of checking the FIFO unit. The FIFO unit is a FIFO chip, a FIFO module, or a plurality of Fs that are expansion units.
It means one composed of IFOs.

【0002】[0002]

【従来の技術】従来のFIFOチェックは、FIFOの
メモリー部の全エリアに同じデータを書き込み、この書
き込み動作終了後、FIFOのメモリー部よりデータを
読み出し、書き込んだデータとベリファイチェックをす
るのみであった。
2. Description of the Related Art In a conventional FIFO check, the same data is written in all areas of the memory section of the FIFO, and after this write operation is completed, the data is read from the memory section of the FIFO and the written data is only verified. It was

【0003】[0003]

【発明が解決しようとする課題】FIFOのポインタ制
御機能に異常が生じた場合、チェックするデータが(パ
リティーデータを含める)全エリア同じであるため、F
IFOに書き込んだデータが書き込んだ順に読み出され
ているかどうかをチェックすることができなかった。
When an error occurs in the pointer control function of the FIFO, the data to be checked (including the parity data) is the same in all areas,
It was not possible to check whether the data written in the IFO was read out in the order written.

【0004】本発明の目的はFIFOの動作不良による
印刷制御不良をなくすことにある。
An object of the present invention is to eliminate defective print control due to defective operation of the FIFO.

【0005】[0005]

【課題を解決するための手段】上記目的は、FIFOに
書き込んだデータが書き込んだ順に読み出されるかをチ
ェックし、パリティーデータを含めたFIFOのポイン
タ制御機能の異常をチェックすることにより達成され
る。
The above object is achieved by checking whether the data written in the FIFO are read out in the order in which they were written, and by checking the abnormality of the pointer control function of the FIFO including the parity data.

【0006】[0006]

【作用】FIFOに書き込むデータを1バイト毎に変え
て書き込み、FIFOから読み出したデータを書き込み
時と同様に1バイト毎に変えたチェックデータとベリフ
ァイチェックをすることによって、FIFOのポインタ
制御機能が正常に動作できるかどうかをチェックする。
[Function] The pointer control function of the FIFO is normal by changing the data to be written to the FIFO for each byte and writing the data, and checking the data read from the FIFO for each byte as well as the check data changed in the same manner as at the time of writing. Check if it can work.

【0007】[0007]

【実施例】以下、本発明の一実施例を説明する。本発明
においては次のステップによってチェックが行なわれ
る。 (1) FIFOをリセットする。 (2) FIFOに書き込むチェックデータをリセットす
る。
An embodiment of the present invention will be described below. In the present invention, the check is performed by the following steps. (1) Reset the FIFO. (2) Reset the check data written to the FIFO.

【0008】(3) FIFOにチェックデータを書き込
む。 (4) チェックデータをインクリメントする。 (5) 上記(3)、(4)をチェックする容量分繰り返す。 (6) FIFOのデータを比較チェックするためにチェ
ックデータをリセットする。 (7) FIFOのデータを読み出す。 (8) FIFOのデータとチェックデータのべリファイ
チェックをする。 (9) FIFOのデータがべリファイエラーの場合、エ
ラー処理を行い処理を中止する。 (10) チェックデータをインクリメントする。 (11) (7)〜(10)をチェックする容量分繰り返す。 (12) FIFOをリセットする。
(3) Write check data in the FIFO. (4) Increment the check data. (5) Repeat the above (3) and (4) for the capacity to be checked. (6) Reset the check data to compare and check the FIFO data. (7) Read the FIFO data. (8) Verify the FIFO data and check data. (9) If the FIFO data has a verify error, error processing is performed and the processing is stopped. (10) Increment the check data. (11) Repeat steps (7) to (10) for the capacity to be checked. (12) Reset the FIFO.

【0009】[0009]

【発明の効果】本発明によれば、FIFOの First in
First out の機能を電源立上時に検出することによって
印刷制御不良をなくすことができる。
According to the present invention, the FIFO first in
Print control failure can be eliminated by detecting the first out function at power-on.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明のフローチャートである。FIG. 1 is a flowchart of the present invention.

【図2】FIFOのポインタ制御が正常な場合を示す説
明図である。
FIG. 2 is an explanatory diagram showing a case where a FIFO pointer control is normal.

【図3】FIFOのポインタ制御が異常な場合を示す説
明図である。
FIG. 3 is an explanatory diagram showing a case where the FIFO pointer control is abnormal.

【符号の説明】[Explanation of symbols]

VCKDT・・・FIFOをチェックするためのデータ VCKDT ... Data for checking FIFO

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】FIFOに書き込んだデータが書き込んだ
順に読み出されるかをチェックし、パリティーデータを
含めたFIFOのポインタ制御機能の異常をチェックす
ることを特徴とするFIFOのポインタ制御異常検出方
法。
1. A method for detecting an abnormality in a pointer control of a FIFO, comprising checking whether the data written in the FIFO is read out in the order of writing, and checking the abnormality of the pointer control function of the FIFO including parity data.
JP7185534A 1995-07-21 1995-07-21 Method for detecting pointer control abnormality for fifo Withdrawn JPH0934801A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7185534A JPH0934801A (en) 1995-07-21 1995-07-21 Method for detecting pointer control abnormality for fifo

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7185534A JPH0934801A (en) 1995-07-21 1995-07-21 Method for detecting pointer control abnormality for fifo

Publications (1)

Publication Number Publication Date
JPH0934801A true JPH0934801A (en) 1997-02-07

Family

ID=16172493

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7185534A Withdrawn JPH0934801A (en) 1995-07-21 1995-07-21 Method for detecting pointer control abnormality for fifo

Country Status (1)

Country Link
JP (1) JPH0934801A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080036733A (en) * 2006-10-24 2008-04-29 한국오므론전장주식회사 Mcu of embedded system and stack management method for preventing error

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080036733A (en) * 2006-10-24 2008-04-29 한국오므론전장주식회사 Mcu of embedded system and stack management method for preventing error

Similar Documents

Publication Publication Date Title
CA1291269C (en) Efficient address test for large memories
JPH0934801A (en) Method for detecting pointer control abnormality for fifo
JPH1097471A (en) Method and system for error correction of memory data
JP3139738B2 (en) Logic circuit
JP3341745B2 (en) Electronic disk drive write / read control method and device
JP2910692B2 (en) Testing method of random access memory
JPH10207787A (en) Storage device testing system
JP2006277133A (en) Semiconductor integrated circuit and memory data checking method
JPH05324950A (en) Logical card for information processor
JP2768371B2 (en) Inspection method of random access memory
JPH11212731A (en) File device testing method
JPH0997194A (en) Data acquisition device for fail memory
JPS6161299A (en) Memory
JP2002063078A (en) F/w access processing device
KR950015087A (en) Memory Diagnostic Device and Method
JPH0359740A (en) Memory fault detection system
JPS6142304B2 (en)
JP2002215471A (en) Memory port, storage device and information processing system
JPH08194649A (en) Memory address line abnormally detecting method
JPS60549A (en) Memory testing system
JPS639259B2 (en)
JPH01197860A (en) Memory fault detecting circuit
JPH03265037A (en) Large capacity memory initial diagnostic control system
JPS62127956A (en) Storage device with check circuit
JPH01233642A (en) Memory printing board

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20021001