JPH0927572A - Manufacture of lightweight substrate for semiconductor device - Google Patents

Manufacture of lightweight substrate for semiconductor device

Info

Publication number
JPH0927572A
JPH0927572A JP9102396A JP9102396A JPH0927572A JP H0927572 A JPH0927572 A JP H0927572A JP 9102396 A JP9102396 A JP 9102396A JP 9102396 A JP9102396 A JP 9102396A JP H0927572 A JPH0927572 A JP H0927572A
Authority
JP
Japan
Prior art keywords
alloy
laminated
plate material
semiconductor device
insulating plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9102396A
Other languages
Japanese (ja)
Other versions
JP2705689B2 (en
Inventor
Hideaki Yoshida
秀昭 吉田
Akira Mori
暁 森
Yoshio Kuromitsu
祥郎 黒光
Yoshio Kanda
義雄 神田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Materials Corp
Original Assignee
Mitsubishi Materials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=14014951&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JPH0927572(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Mitsubishi Materials Corp filed Critical Mitsubishi Materials Corp
Priority to JP8091023A priority Critical patent/JP2705689B2/en
Publication of JPH0927572A publication Critical patent/JPH0927572A/en
Application granted granted Critical
Publication of JP2705689B2 publication Critical patent/JP2705689B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate

Abstract

PROBLEM TO BE SOLVED: To provide the manufacturing method of a lightweight substrate, for a semiconductor device, which is light in weight and which can deal sufficiently with high integration and large electric power. SOLUTION: A heat sink plate material A which is composed of Al or of an Al alloy is laminated on one face of an insulating plate material C which is composed of an aluminum oxide sintered body so as to sandwich an A(-Si- based alloy or Al-Ge-based alloy brazing material D. In addition, a thin plate material B, for circuit formation, which is composed of Al or an Al alloy is laminated on the other face of the insulating plate material C which is composed of the aluminum oxide sintered body so as to sandwich an Al-Si-based alloy or Al-Ge-based alloy brazing material D. Thereby, a laminated body is manufactured. Then, the laminated body is heated to the melting temperature of the brazing materials, and a laminated and bonded body is manufactured. Then, a Cu- or Ni-plated layer is formed in a prescribed part or in the whole face on the surface of the thin plate material B, for circuit formation, of the laminated and bonded body.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】この発明は、軽量にして、半
導体装置の高集積化および大電力化に十分対応すること
ができる基板の製造方法に関するものである。
[0001] 1. Field of the Invention [0002] The present invention relates to a method of manufacturing a substrate which is light in weight and can sufficiently cope with high integration and high power of a semiconductor device.

【0002】[0002]

【従来の技術】従来、一般に、半導体装置用基板を製造
するには、例えば第2図に概略説明図で示されるよう
に、酸化アルミニウム(Al2 3 で示す)焼結体から
なる絶縁板材C′の両側面に、それぞれCu薄板材B′
を液相接合し、この液相接合は、例えば前記Cu薄板材
の接合面に酸化銅(Cu2 O)を形成しておき、前記A
2 3 焼結体製絶縁板材と重ね合せた状態で、106
5〜1085℃に加熱して接合面に前記Cu2 OとCu
との間で液相を発生させて結合することからなり、また
前記Cu薄板材のうち、前記絶縁板材C′の一方側が回
路形成用導体となり、同他方側がヒートシンク板材A′
とのはんだ付け用となるものであり、この状態で、通常
Pb−Sn合金からなるはんだ材(一般に450℃以下
の融点をもつものをはんだという)D′を用いて、Cu
からなるヒートシンク板材A′に接合してなることが知
られている。
2. Description of the Related Art Conventionally, a substrate for a semiconductor device is generally manufactured.
To do so, for example, as shown in the schematic explanatory diagram of FIG.
Aluminum oxide (AlTwoOThreeFrom the sintered body
On both sides of the insulating plate material C ′
The liquid phase joining is performed, for example, by the Cu thin plate material
Copper oxide (CuTwoO), and the above A
l TwoOThreeIn a state of being superimposed on a sintered insulating plate material, 106
After heating to 5 to 1085 ° C, the CuTwoO and Cu
And a liquid phase is generated and combined with
Among the Cu thin plate materials, one side of the insulating plate material C'is
The other side is a heat sink plate A '.
It is for soldering with
Solder made of Pb-Sn alloy (generally 450 ° C or less
That has a melting point of
It is known that it is joined to a heat sink plate material A 'made of
Have been.

【0003】[0003]

【発明が解決しようとする課題】しかし、近年の半導体
装置の高集積化および大電力化に伴って、装置自体が大
型化し、重量化する傾向にあり、したがってこれを構成
する部材の軽量化が強く望まれているが、上記の従来法
で得られた半導体装置用基板では、これを構成するヒー
トシンク板材A′および薄板材B′がいずれも重質のC
uであり、さらにこれに重質のPb−Sn合金はんだ材
D′が加わるために、これらの要求に対応することがで
きないのが現状である。
However, with the recent trend toward higher integration and higher power of semiconductor devices, the devices themselves tend to be larger and heavier, and therefore the weight of the members constituting the devices has been reduced. Although strongly desired, in the semiconductor device substrate obtained by the above-mentioned conventional method, both the heat sink plate material A 'and the thin plate material B' constituting the substrate are made of heavy C
At present, it is impossible to meet these demands because a heavy Pb-Sn alloy solder material D 'is added to this.

【0004】[0004]

【課題を解決するための手段】そこで、本発明者等は、
上述のような観点から、軽量な半導体装置用基板の製造
方法を開発すべく研究を行なった結果、ヒートシンク板
材および薄板材を、純Alや、例えばAl−2.5%M
g−0.2%Cr合金およびAl−1%Mn合金などの
Al合金で構成し、これをAl2 3 焼結体からなる絶
縁板材の両面に、Al−13%Si合金、Al−7.5
%Si合金、Al−9.5%Si−1%Mg合金、およ
びAl−7.5%Si−10%Ge合金などのAl−S
i系合金や、Al−15%Ge合金などのAl−Ge系
合金からなるろう材(以上重量%)を挟んだ状態で積層
することにより積層体を製造し、この積層体をろう材溶
融温度に加熱して積層接合し、ついで前記薄板材の表面
の所定部分または全面に回路形成用および部品はんだ付
け用としてCuまたはNiメッキ層を形成すると、構成
部材すべてが軽量のAlおよびAl合金とAl2 3
構成されることになることから、軽量化された基板が得
られるという知見を得たのである。
Means for Solving the Problems Accordingly, the present inventors have
From the above viewpoints, research was conducted to develop a method of manufacturing a lightweight semiconductor device substrate. As a result, heat sink plate materials and thin plate materials were converted to pure Al or, for example, Al-2.5% M.
constituted by an Al alloy, such as g-0.2% Cr alloy and Al-1% Mn alloys, which on both sides of the insulating plate made of Al 2 O 3 sintered body, Al-13% Si alloy, Al-7 .5
Al-S, such as Al-Si alloys, Al-9.5% Si-1% Mg alloys, and Al-7.5% Si-10% Ge alloys
A laminate is manufactured by laminating a brazing material (more than weight%) made of an Al-Ge alloy such as an i-based alloy or an Al-15% Ge alloy, and the laminate is melted at a brazing material melting temperature. When a Cu or Ni plating layer is formed on a predetermined portion or the entire surface of the thin plate material for circuit formation and component soldering, all the components are made of lightweight Al and Al alloy and Al alloy. Since it is composed of 2 O 3 , it has been found that a lightweight substrate can be obtained.

【0005】この発明は、上記知見にもとづいてなされ
たものであって、第1図に概略説明図で示されるよう
に、いずれもAlまたはAl合金からなるヒートシンク
板材Aおよび回路形成用薄板材Bを、Al2 3 焼結体
からなる絶縁板材Cを両側からはさんだ状態で、Al−
Si系合金またはAl−Ge系合金のろう材Dが挟まれ
るように積層して積層体を製造し、この積層体をろう材
溶融温度に加熱して積層接合体を製造し、ついで前記回
路形成用薄板材Bの表面の所定部分または全面にCuま
たはNiメッキ層を形成する半導体装置用軽量基板の製
造方法に特徴を有するものである。
The present invention has been made based on the above findings, and as shown in the schematic explanatory diagram of FIG. With the insulating plate material C made of Al 2 O 3 sintered body sandwiched from both sides.
A brazing material D of a Si-based alloy or an Al-Ge-based alloy is laminated so as to be sandwiched to manufacture a laminated body, and the laminated body is heated to a brazing material melting temperature to manufacture a laminated joined body, and then the circuit formation is performed. The present invention is characterized by a method for manufacturing a lightweight substrate for a semiconductor device, in which a Cu or Ni plating layer is formed on a predetermined portion or the entire surface of the thin plate material for use B.

【0006】[0006]

【発明の実施の形態】つぎに、この発明の半導体装置用
基板の製造方法を実施例により具体的に説明する。
Next, a method for manufacturing a semiconductor device substrate according to the present invention will be specifically described with reference to examples.

【0007】幅:50mm×厚さ0.63mm×長さ:75
mmの寸法をもった純度:96%のAl2 3 焼結体から
なる絶縁板材C、いずれも表1に示される組成のAlま
たはAl合金からなり、かつ寸法が幅:50mm×厚さ:
3mm×長さ:75mmのヒートシンク板材Aと、同じく
幅:45mm×厚さ:1mm×長さ:70mmの薄板材B、同
じく表1に示される組成を有する厚さ:50μmの箔材
としたAl−Si合金およびAl−Ge合金からなるろ
う材Dをそれぞれ用意し、ついでこれらを図1に示され
る状態に積み重ね、この状態で真空中、430〜610
℃の範囲内のろう材の溶融温度に適合した温度に10分
間保持の条件でろう付けして積層接合体とし、この積層
接合体に、温度:350℃に30分間保持後常温まで炉
冷の熱処理を施し、引続いて前記積層接合体を構成する
薄板材Bの表面全面に、厚さ:0.5μmのCuまたは
Niメッキ層を通常の無電解メッキ法により形成するこ
とにより本発明法1〜6をそれぞれ実施した。
[0007] Width: 50 mm × thickness 0.63 mm × length: 75
Insulating plate material C made of 96% Al 2 O 3 sintered body, each having the dimensions shown in Table 1 and consisting of Al or Al alloy having the composition shown in Table 1, and having dimensions of width: 50 mm × thickness:
Heat sink plate material A of 3 mm × length: 75 mm, thin plate material B of width: 45 mm × thickness: 1 mm × length: 70 mm, and aluminum having the composition shown in Table 1 and a thickness of 50 μm -Si alloy and Al-Ge alloy are prepared respectively, and then they are stacked in the state shown in FIG. 1, and in this state, 430-610
The brazing material was brazed to a temperature suitable for the melting temperature of the brazing material within the range of 10 ° C. for 10 minutes to form a laminated joined body. Heat treatment is performed, and subsequently, a Cu or Ni plating layer having a thickness of 0.5 μm is formed on the entire surface of the thin plate material B constituting the laminated joined body by a usual electroless plating method. To 6 were performed respectively.

【0008】また、比較の目的で、図2に示されるよう
に、上記の絶縁板材Cと同じものを絶縁板材C′として
用い、これの両側から幅:45mm×厚さ:0.3mm×長
さ:70mmの寸法をもった無酸素銅薄板材B′(2枚)
ではさんだ状態で重ね合わせ、この状態で酸素:1容量
%含有のAr雰囲気中、温度:1075℃に50分間保
持の条件で加熱し、この酸化性雰囲気で表面に形成した
Cu2 Oと母材のCuとの共晶による液相を接合面に発
生させて接合し、ついでこの接合体を、厚さ:300μ
mの箔材としたPb−60%Sn合金からなるはんだ材
D′を用いて、幅:50mm×厚さ:3mm×長さ:75mm
の寸法をもった無酸素銅からなるヒートシンク板材A′
の片面にはんだ付けすることにより従来法を実施した。
For the purpose of comparison, as shown in FIG. 2, the same insulating plate material C is used as an insulating plate material C ', and width: 45 mm × thickness: 0.3 mm × length from both sides thereof. Length: Oxygen-free copper sheet material B '(2 pieces) with dimensions of 70 mm
In this state, the layers were heated in an Ar atmosphere containing 1% by volume of oxygen at a temperature of 1075 ° C. for 50 minutes, and Cu 2 O formed on the surface in this oxidizing atmosphere and the base material were heated. A liquid phase due to the eutectic with Cu is generated on the bonding surface and bonded. Then, the bonded body is formed to have a thickness of 300 μm.
Using a solder material D 'made of a Pb-60% Sn alloy as a foil material of m, width: 50 mm × thickness: 3 mm × length: 75 mm
Heat sink plate material A 'made of oxygen-free copper having the following dimensions:
The conventional method was implemented by soldering to one side of the.

【0009】ついで、本発明法1〜6および従来法によ
り得られた半導体装置用基板を温度:125℃に加熱
後、−55℃に冷却を1サイクルとする繰り返し加熱試
験を行ない、絶縁板材に割れが発生するに至るまでのサ
イクル数を20サイクル毎に観察して測定し、また半導
体装置用基板の重量を測定し、従来法で得られた基板の
重量を1とし、これに対する相対比を求めた。これらの
結果を表1に示した。
Then, the semiconductor device substrates obtained by the methods 1 to 6 of the present invention and the conventional method are repeatedly heated at a temperature of 125 ° C. and then cooled to −55 ° C. in one cycle, and the insulating plate material is obtained. Observe and measure the number of cycles up to the occurrence of cracks every 20 cycles, measure the weight of the substrate for a semiconductor device, set the weight of the substrate obtained by the conventional method to 1, and determine the relative ratio to this. I asked. The results are shown in Table 1.

【0010】[0010]

【表1】 [Table 1]

【0011】[0011]

【発明の効果】表1に示される結果から、本発明法1〜
6で得られた半導体装置用基板は、いずれも苛酷な条件
下での加熱・冷却の繰り返しによっても、絶縁板材に割
れの発生が見られないのに対して、従来法で得られた基
板ではAl2 3 焼結体とCu間の大きな熱膨張係数差
とAlよりも大きなCuの降伏応力に原因して絶縁板材
に比較的早期に割れが発生するものであり、また本発明
法1〜6で得られた半導体装置用基板は、従来法で得ら
れた基板に比して約64%の重量減を示し、軽量化の著
しいことが明らかである。
According to the results shown in Table 1, the methods 1 to 5 of the present invention are shown.
In any of the substrates for semiconductor devices obtained in step 6, cracks were not found in the insulating plate even after repeated heating and cooling under severe conditions. The cracks occur relatively early in the insulating plate due to the large difference in thermal expansion coefficient between the Al 2 O 3 sintered body and Cu and the yield stress of Cu larger than Al. The substrate for a semiconductor device obtained in No. 6 showed a weight reduction of about 64% as compared with the substrate obtained by the conventional method, and it is clear that the weight reduction is remarkable.

【0012】上述のように、この発明の製造方法により
得られた半導体装置用基板は、軽量なので半導体装置の
高集積化および大電力化に十分対応することができ、か
つ苛酷な条件下での実用に際してもセラミック質の絶縁
板材に割れなどの欠陥発生なく、信頼性のきわめて高い
ものであるなど工業上有用な効果をもたらすものであ
る。
As described above, the substrate for a semiconductor device obtained by the manufacturing method of the present invention is lightweight, so that it can sufficiently cope with high integration and high power of the semiconductor device, and under severe conditions. In practical use, the ceramic insulating plate material has industrially useful effects, such as having no defects such as cracks and having extremely high reliability.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の半導体装置用基板の製造方法を示す
概略説明図である。
FIG. 1 is a schematic explanatory view showing a method for manufacturing a semiconductor device substrate of the present invention.

【図2】従来法の半導体装置用基板の製造方法を示す概
略説明図である。
FIG. 2 is a schematic explanatory view showing a conventional method for manufacturing a substrate for a semiconductor device.

【符号の説明】[Explanation of symbols]

A,A′ ヒートシンク板材、 B,B′ 薄板材、 C,C′ 絶縁板材、 D ろう材、 D′ はんだ材 A, A 'heat sink plate, B, B' thin plate, C, C 'insulating plate, D brazing material, D' soldering material

───────────────────────────────────────────────────── フロントページの続き (72)発明者 神田 義雄 埼玉県大宮市北袋町1−297 三菱マテリ アル株式会社総合研究所内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Yoshio Kanda 1-297 Kitabukuro-cho, Omiya-shi, Saitama Mitsubishi Materials Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 酸化アルミニウム焼結体からなる絶縁板
材の一方の面にAlまたはAl合金からなるヒートシン
ク板材をAl−Si系合金またはAl−Ge系合金ろう
材を挟んで積層し、さらに前記酸化アルミニウム焼結体
からなる絶縁板材の他方の面にAlまたはAl合金から
なる回路形成用薄板材をAl−Si系合金またはAl−
Ge系合金ろう材を挟んで積層することにより積層体を
製造し、この積層体をろう材溶融温度に加熱して積層接
合体を製造し、ついでこの積層接合体の回路形成薄板材
の表面の所定部分または全面にCuまたはNiメッキ層
を形成することを特徴とする半導体装置用軽量基板の製
造方法。
A heat sink plate made of Al or an Al alloy is laminated on one surface of an insulating plate made of an aluminum oxide sintered body with an Al-Si alloy or an Al-Ge alloy brazing material interposed therebetween, and the oxidization is further performed. A circuit-forming thin plate made of Al or an Al alloy is formed on the other surface of an insulating plate made of an aluminum sintered body with an Al-Si alloy or Al
A laminated body is manufactured by laminating the Ge-based alloy brazing material therebetween, and the laminated body is heated to the melting temperature of the brazing material to produce a laminated joined body. A method for manufacturing a lightweight substrate for a semiconductor device, comprising forming a Cu or Ni plating layer on a predetermined portion or the entire surface.
JP8091023A 1996-04-12 1996-04-12 Method of manufacturing lightweight substrate for semiconductor device Expired - Lifetime JP2705689B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8091023A JP2705689B2 (en) 1996-04-12 1996-04-12 Method of manufacturing lightweight substrate for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8091023A JP2705689B2 (en) 1996-04-12 1996-04-12 Method of manufacturing lightweight substrate for semiconductor device

Publications (2)

Publication Number Publication Date
JPH0927572A true JPH0927572A (en) 1997-01-28
JP2705689B2 JP2705689B2 (en) 1998-01-28

Family

ID=14014951

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8091023A Expired - Lifetime JP2705689B2 (en) 1996-04-12 1996-04-12 Method of manufacturing lightweight substrate for semiconductor device

Country Status (1)

Country Link
JP (1) JP2705689B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002009212A (en) * 2000-06-23 2002-01-11 Denki Kagaku Kogyo Kk Method for manufacturing heat dissipation structure
US6614105B2 (en) * 2000-02-29 2003-09-02 Powered Co., Ltd. Chip-type semiconductor device
JP2008227184A (en) * 2007-03-13 2008-09-25 Dowa Metaltech Kk Metal base circuit board
CN103025130A (en) * 2012-12-06 2013-04-03 赵建光 Integrated multifunctional alumina ceramic electronic refrigeration radiator and production method thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105899006A (en) * 2016-06-30 2016-08-24 广德宝达精密电路有限公司 Processing method of multilayer heat dissipation printed board

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6614105B2 (en) * 2000-02-29 2003-09-02 Powered Co., Ltd. Chip-type semiconductor device
JP2002009212A (en) * 2000-06-23 2002-01-11 Denki Kagaku Kogyo Kk Method for manufacturing heat dissipation structure
JP2008227184A (en) * 2007-03-13 2008-09-25 Dowa Metaltech Kk Metal base circuit board
CN103025130A (en) * 2012-12-06 2013-04-03 赵建光 Integrated multifunctional alumina ceramic electronic refrigeration radiator and production method thereof
CN103025130B (en) * 2012-12-06 2015-04-01 南京中江新材料科技有限公司 Integrated multifunctional alumina ceramic electronic refrigeration radiator and production method thereof

Also Published As

Publication number Publication date
JP2705689B2 (en) 1998-01-28

Similar Documents

Publication Publication Date Title
JP3171234B2 (en) Ceramic circuit board with heat sink
JP3180677B2 (en) Ceramic circuit board with heat sink
JP4104253B2 (en) Board integrated structure
JP4293406B2 (en) Circuit board
KR19990045105A (en) Board
JP2705689B2 (en) Method of manufacturing lightweight substrate for semiconductor device
JPH0810202Y2 (en) Lightweight substrates for semiconductor devices
JP2607700Y2 (en) Lightweight substrates for semiconductor devices
JP4951932B2 (en) Power module substrate manufacturing method
JPH0723964Y2 (en) Lightweight substrate for semiconductor device
JP2607699Y2 (en) Lightweight substrates for semiconductor devices
JPH09234826A (en) Metal-ceramic composite base plate and manufacture thereof
JP2689685B2 (en) Lightweight substrates for semiconductor devices
JPH09315876A (en) Aluminum-ceramic composite substrate and is production
CN111885852A (en) Preparation method of ceramic copper-clad plate
JP2503779B2 (en) Substrate for semiconductor device
JPH04238877A (en) Jointed form made up of aln member and cu member and production thereof
JP2503778B2 (en) Substrate for semiconductor device
JPS61121489A (en) Cu wiring sheet for manufacture of substrate
JP3797823B2 (en) Circuit board composite
JP5691580B2 (en) Manufacturing apparatus and manufacturing method for power module substrate
JPH0786444A (en) Manufacture of compound heat dissipating substrate for semiconductor
JP4286992B2 (en) Brazing material for Al circuit board and ceramic circuit board using the same
JP2503774B2 (en) Substrate for semiconductor device
KR20210157986A (en) Hybrid base plate and manufacturing method thereof

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19970909