JPH09274565A5 - - Google Patents

Info

Publication number
JPH09274565A5
JPH09274565A5 JP1996339125A JP33912596A JPH09274565A5 JP H09274565 A5 JPH09274565 A5 JP H09274565A5 JP 1996339125 A JP1996339125 A JP 1996339125A JP 33912596 A JP33912596 A JP 33912596A JP H09274565 A5 JPH09274565 A5 JP H09274565A5
Authority
JP
Japan
Prior art keywords
instruction
microprocessor
branch
predicted
dispatch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1996339125A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09274565A (ja
JP3779012B2 (ja
Filing date
Publication date
Priority claimed from US08/569,725 external-priority patent/US5809324A/en
Application filed filed Critical
Publication of JPH09274565A publication Critical patent/JPH09274565A/ja
Publication of JPH09274565A5 publication Critical patent/JPH09274565A5/ja
Application granted granted Critical
Publication of JP3779012B2 publication Critical patent/JP3779012B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP33912596A 1995-12-07 1996-12-05 分岐による中断のないパイプライン化されたマイクロプロセッサ及びその動作方法 Expired - Lifetime JP3779012B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/569,725 US5809324A (en) 1995-12-07 1995-12-07 Multiple instruction dispatch system for pipelined microprocessor without branch breaks
US08/569,725 1995-12-07

Publications (3)

Publication Number Publication Date
JPH09274565A JPH09274565A (ja) 1997-10-21
JPH09274565A5 true JPH09274565A5 (https=) 2004-10-21
JP3779012B2 JP3779012B2 (ja) 2006-05-24

Family

ID=24276603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33912596A Expired - Lifetime JP3779012B2 (ja) 1995-12-07 1996-12-05 分岐による中断のないパイプライン化されたマイクロプロセッサ及びその動作方法

Country Status (5)

Country Link
US (1) US5809324A (https=)
EP (1) EP0778519B1 (https=)
JP (1) JP3779012B2 (https=)
KR (1) KR100431975B1 (https=)
DE (1) DE69626263T2 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6289437B1 (en) 1997-08-27 2001-09-11 International Business Machines Corporation Data processing system and method for implementing an efficient out-of-order issue mechanism
US6289442B1 (en) * 1998-10-05 2001-09-11 Advanced Micro Devices, Inc. Circuit and method for tagging and invalidating speculatively executed instructions
US6910123B1 (en) * 2000-01-13 2005-06-21 Texas Instruments Incorporated Processor with conditional instruction execution based upon state of corresponding annul bit of annul code
US6976150B1 (en) * 2000-04-06 2005-12-13 The Board Of Governors For Higher Education, State Of Rhode Island And Providence Plantations Resource flow computing device
US7072998B2 (en) * 2003-05-13 2006-07-04 Via Technologies, Inc. Method and system for optimized FIFO full conduction control
US7636837B2 (en) 2003-05-28 2009-12-22 Fujitsu Limited Apparatus and method for controlling instructions at time of failure of branch prediction
US7949861B2 (en) * 2005-06-10 2011-05-24 Qualcomm Incorporated Method and apparatus for managing instruction flushing in a microprocessor's instruction pipeline
US8127115B2 (en) * 2009-04-03 2012-02-28 International Business Machines Corporation Group formation with multiple taken branches per group
KR20130066402A (ko) * 2011-12-12 2013-06-20 삼성전자주식회사 트레이스 데이터 저장 장치 및 방법
US9122424B1 (en) * 2013-07-18 2015-09-01 Western Digital Technologies, Inc. FIFO buffer clean-up

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833599A (en) * 1987-04-20 1989-05-23 Multiflow Computer, Inc. Hierarchical priority branch handling for parallel execution in a parallel processor
JP2845646B2 (ja) * 1990-09-05 1999-01-13 株式会社東芝 並列演算処理装置
US5493669A (en) * 1993-03-03 1996-02-20 Motorola, Inc. Data processor for simultaneously searching two fields of the rename buffer having first and second most recently allogated bits
US5644779A (en) * 1994-04-15 1997-07-01 International Business Machines Corporation Processing system and method of operation for concurrent processing of branch instructions with cancelling of processing of a branch instruction
US5598546A (en) * 1994-08-31 1997-01-28 Exponential Technology, Inc. Dual-architecture super-scalar pipeline
US5542109A (en) * 1994-08-31 1996-07-30 Exponential Technology, Inc. Address tracking and branch resolution in a processor with multiple execution pipelines and instruction stream discontinuities

Similar Documents

Publication Publication Date Title
JP3509067B2 (ja) ストア命令転送方法およびプロセッサ
US6289445B2 (en) Circuit and method for initiating exception routines using implicit exception checking
KR100335785B1 (ko) 데이타처리명령의실행
KR930008050B1 (ko) 원칩 마이크로프로세서 및 그 버스시스템
US6959367B2 (en) System having read-modify-write unit
US6266768B1 (en) System and method for permitting out-of-order execution of load instructions
JP2000250810A (ja) ロード命令を実行する方法、プロセッサ、およびシステム
JPH09274565A5 (https=)
JP3207591B2 (ja) キャッシュメモリを有する計算機の改良
US4779193A (en) Data processing apparatus for writing calculation result into buffer memory after the writing of the beginning word of the read data
JPH02287626A (ja) パイプライン方式の分岐命令制御装置
EP0471888B1 (en) Microprocessor for enhancing initiation of instruction execution after the execution of conditional branch instruction
JPS6049340B2 (ja) 分岐命令先取り方式
CN112445644A (zh) 用于检验片上系统的存储单元中的数据的方法和检验单元
JPH0746323B2 (ja) 部分書込みアクセスを圧縮する主記憶装置
US5182754A (en) Microprocessor having improved functional redundancy monitor mode arrangement
US5793991A (en) Method of equalizing loads on a computer bus
MXPA01008933A (es) Metodo y aparato para la transferencia de bloques de datos.
JP3476314B2 (ja) マイクロプロセッサ
JPS603049A (ja) バスインタ−フエ−ス装置
JP2622026B2 (ja) 中央処理装置におけるレジスタ書込制御方式
JPH06119238A (ja) 主記憶制御方法および装置
JP2001154845A (ja) キャッシュミスした後のメモリバスアクセス制御方式
CA1233273A (en) Method for controlling buffer memory in data processing apparatus
JPH0934795A (ja) Ｃｐｕプログラムのコピープロテクト法