JPH09270329A - Electronic part and manufacturing method thereof - Google Patents

Electronic part and manufacturing method thereof

Info

Publication number
JPH09270329A
JPH09270329A JP10369896A JP10369896A JPH09270329A JP H09270329 A JPH09270329 A JP H09270329A JP 10369896 A JP10369896 A JP 10369896A JP 10369896 A JP10369896 A JP 10369896A JP H09270329 A JPH09270329 A JP H09270329A
Authority
JP
Japan
Prior art keywords
film
electronic component
layer
conductor pattern
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10369896A
Other languages
Japanese (ja)
Inventor
Hatsuo Matsumoto
初男 松本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokin Corp
Original Assignee
Tokin Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokin Corp filed Critical Tokin Corp
Priority to JP10369896A priority Critical patent/JPH09270329A/en
Publication of JPH09270329A publication Critical patent/JPH09270329A/en
Pending legal-status Critical Current

Links

Landscapes

  • Manufacturing Cores, Coils, And Magnets (AREA)
  • Coils Or Transformers For Communication (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an electronic part and manufacturing method thereof which satisfies required electric characteristics and reliability enough, provides a satisfactory adhesion, and enables the wet etching and low-cost production process. SOLUTION: This electronic part has an insulation substrate 11, a laminate 15 composed of alternately laminated insulation resin layers 12a-d and conductor patterns 13a-d on the substrate 11, and external electrode terminals which are electrically connected to the patterns 13a-d and run between the substrate 11 and the laminate 15. The conductor patterns 13a-d have a lower layer formed on the insulation layers 12a-d or substrate 11 and conductive film made of a conductive metal on the lower layer which has a first Ti or Cr lower film and second Ni lower film formed on this first film.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は,チップ部品等の電
子部品に関し,詳しくは,LCR素子,薄膜EMIフィ
ルタ,コモンモードチョークコイル,信号用トランス,
カレントセンサ,複合部品等の表面実装部品,リード部
品等の電子部品及びその製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electronic component such as a chip component, and more particularly to an LCR element, a thin film EMI filter, a common mode choke coil, a signal transformer,
The present invention relates to a current sensor, a surface mount component such as a composite component, an electronic component such as a lead component, and a manufacturing method thereof.

【0002】[0002]

【従来の技術】従来,図13に示される電子部品が知ら
れている(特開平3−201417号公報参照)。この
電子部品は,絶縁基板101上に,ポリイミド樹脂から
なる絶縁樹脂層102およびスパッタ法によって形成さ
れたTi,Ti−Ag,Agからなる内部導体パターン
103,104を交互に積層させ,絶縁樹脂層102の
端部を取り除くことによって最上部の導体パターン10
4の端部を,露出させて電子部品100を形成してい
る。
2. Description of the Related Art Conventionally, an electronic component shown in FIG. 13 is known (see Japanese Patent Laid-Open No. 3-201417). In this electronic component, an insulating resin layer 102 made of a polyimide resin and internal conductor patterns 103, 104 made of Ti, Ti-Ag, Ag formed by a sputtering method are alternately laminated on an insulating substrate 101 to form an insulating resin layer. The uppermost conductor pattern 10 is formed by removing the ends of 102.
The electronic component 100 is formed by exposing the end portion of No. 4.

【0003】尚,導体パターン104の端部に接続する
ように端子下地部を電子部品100の側面に形成し,こ
の端子下地を覆うように,電子部品本体の上面端部か
ら,側面を介して下面端部に至る外部電極端子部を形成
して用いられている。
A terminal base portion is formed on a side surface of the electronic component 100 so as to be connected to an end portion of the conductor pattern 104, and the terminal base portion is covered from the upper end portion of the electronic component body through the side surface. The external electrode terminal portion reaching the lower end portion is formed and used.

【0004】[0004]

【発明が解決しようとする課題】しかしながら,スパッ
タ膜の形成には,高額な真空装置やかつワーク拘束時間
の長いスパッタ装置を用いなければならず,さらに,工
程も複雑となり,結果において製品がコスト高となる欠
点を有する。
However, in order to form a sputtered film, it is necessary to use an expensive vacuum device and a sputter device with a long work-holding time, and the process becomes complicated, resulting in a cost reduction of the product. It has the drawback of becoming high.

【0005】また,例えば,多層配線基板の内部導体パ
ターンとして,Tiを下地層として,電解Cuめっきを
施して形成する方法も提案されているが,めっきの際
に,下地層が溶解して,均質なめっきが得られないとい
う欠点を有した。さらに,下地層の不要部の除去工程に
おいて,めっきで形成されたパターンも同時に削り取ら
れるために,精度を低下させる原因にもなっている。
Further, for example, there has been proposed a method of forming an inner conductor pattern of a multilayer wiring board by applying electrolytic Cu plating with Ti as an underlayer, but the underlayer is melted during plating, It has a drawback that uniform plating cannot be obtained. Further, in the step of removing the unnecessary portion of the underlayer, the pattern formed by plating is also scraped off at the same time, which causes a decrease in accuracy.

【0006】そこで,本発明の技術的課題は,十分な導
体パターンと絶縁層又は絶縁基板への密着力が得られ,
電気特性及び信頼性を十分に満足させることができ,か
つ導体パターンがウエットエッチング可能であり,低コ
スト化プロセスで製造できる電子部品とその製造方法と
を提供することにある。
Therefore, the technical problem of the present invention is to obtain sufficient adhesion between the conductor pattern and the insulating layer or the insulating substrate.
An object of the present invention is to provide an electronic component that can sufficiently satisfy electrical characteristics and reliability, a conductor pattern can be wet-etched, and can be manufactured by a low cost process, and a manufacturing method thereof.

【0007】[0007]

【課題を解決するための手段】本発明によれば,絶縁基
板と,前記絶縁基板上に,導体パターンと絶縁層とを交
互に積層して形成した積層体と,前記導体パターンに電
気接続されるとともに前記絶縁基板と前記積層体とに渡
って,前記導体パターンに電気接続されるように形成さ
れた外部電極端子部とを備えた電子部品において,前記
導体パターンは,前記絶縁層又は前記基板上に形成され
た下地層と,前記下地層上に形成された導電性の金属か
らなる導電膜とを備え,前記下地層は,Ti又はCr膜
からなる第1の下地膜と,前記第1の下地膜上に形成さ
れたNi膜からなる第2の下地膜とを備えていることを
特徴とする電子部品が得られる。
According to the present invention, an insulating substrate, a laminate formed by alternately laminating a conductor pattern and an insulating layer on the insulating substrate, and an electrical connection to the conductor pattern are provided. In the electronic component including the insulating substrate and the laminated body, and the external electrode terminal portion formed so as to be electrically connected to the conductor pattern, the conductor pattern includes the insulating layer or the substrate. An underlying layer formed on the underlying layer; and a conductive film made of a conductive metal formed on the underlying layer, the underlying layer comprising a first underlying film made of a Ti or Cr film and the first underlying film. An electronic component having a second undercoating film made of a Ni film formed on the undercoating film is obtained.

【0008】また,本発明によれば,前記電子部品にお
いて,前記導電膜はCuめっき膜からなることを特徴と
する電子部品が得られる。
Further, according to the present invention, in the electronic component, the electronic component is obtained in which the conductive film is a Cu plating film.

【0009】また,本発明によれば,絶縁基板上に絶縁
層及び導体パターンを交互に積層形成する電子部品の製
造方法において,前記絶縁層又は絶縁基板上に,Ti又
はCr膜からなる第1の下地膜を形成し,前記第1の下
地膜上にNi膜からなる第2の下地膜を形成し,前記第
2の下地膜上に予め定められたパターンを備えた電気め
っき膜による導電膜を形成し,さらに,絶縁層で覆うこ
とを特徴とする電子部品の製造方法が得られる。
Further, according to the present invention, in a method of manufacturing an electronic component in which an insulating layer and a conductor pattern are alternately laminated on an insulating substrate, a first layer made of a Ti or Cr film is formed on the insulating layer or the insulating substrate. Forming a base film, forming a second base film made of a Ni film on the first base film, and forming a second base film on the second base film by an electroplating film having a predetermined pattern. Then, a method for manufacturing an electronic component is obtained, which is characterized in that the substrate is formed and further covered with an insulating layer.

【0010】また,本発明によれば,前記電子部品の製
造方法において,前記第1及び第2の下地膜の内の少な
くとも一方をスパッタ法によって形成することを特徴と
する電子部品の製造方法が得られる。
Further, according to the present invention, in the method of manufacturing an electronic component, at least one of the first and second base films is formed by a sputtering method. can get.

【0011】また,本発明によれば,前記いずれかの電
子部品の製造方法において,前記導電膜を電気Cuめっ
き法により形成することを特徴とする電子部品の製造方
法が得られる。
According to the present invention, there is also provided a method of manufacturing an electronic component according to any one of the methods of manufacturing an electronic component, characterized in that the conductive film is formed by an electric Cu plating method.

【0012】[0012]

【発明の実施の形態】以下,本発明の実施の形態につい
て図面を参照して説明する。
Embodiments of the present invention will be described below with reference to the drawings.

【0013】図1は本発明の実施の形態による電子部品
を示す斜視図である。図1を参照すると,本発明の実施
の形態による電子部品10は,ローパスフィルタであ
り,電子部品本体1と,電子部品本体1の両端面及び側
面部の一部を覆うように形成された3個の外部電極端子
部2,2,及び2を備えている。
FIG. 1 is a perspective view showing an electronic component according to an embodiment of the present invention. Referring to FIG. 1, an electronic component 10 according to an embodiment of the present invention is a low-pass filter, and is formed so as to cover the electronic component body 1 and both end surfaces and a part of a side surface portion of the electronic component body 1. The external electrode terminal portions 2, 2, and 2 are provided.

【0014】図2は,図1の電子部品本体を示す分解組
立斜視図である。また,図3は,図2の電子部品本体の
完成図である。
FIG. 2 is an exploded perspective view showing the electronic component body of FIG. 3 is a completed view of the electronic component body of FIG.

【0015】図2及び図3を参照すると,電子部品本体
1は,快削性を備えたセラミックスからなる絶縁性基板
11上に,絶縁層として絶縁樹脂層12a,12b,1
2c,及び12dと導体パターン13a,13b,13
c,及び13dとを交互に積層して積層体15形成する
ことによって得られる。ここで,絶縁樹脂層12a〜d
には,貫通穴若しくは切欠き14が設けられている。ま
た,導体パターン13cの代わりに導体パターン層13
c´を用いても良い。
Referring to FIGS. 2 and 3, the electronic component body 1 comprises insulating resin layers 12a, 12b, 1 as insulating layers on an insulating substrate 11 made of free-cutting ceramics.
2c, 12d and conductor patterns 13a, 13b, 13
It is obtained by alternately stacking c and 13d to form a stack 15. Here, the insulating resin layers 12a to 12d
A through hole or notch 14 is provided in the. Also, instead of the conductor pattern 13c, the conductor pattern layer 13
You may use c '.

【0016】図4及び図5は図2の導体パターンを形成
する方法を模式的に示す断面図である。まず,図4
(a)に示すように,絶縁基板を有機洗浄後,紫外線感
光性のBCBからなる絶縁樹脂層12aを塗布して,紫
外線感光させ,キュアリングの後,図4(b)に示すよ
うに,逆スパッタして表面を洗浄し,続いて第1の下地
膜としてTi膜3aを形成し,さらに,その上に図4
(c)に示すように,第2の下地膜としてNi膜3bを
スパッタ法によって形成した。ここで,本実施の形態に
おいては,第1の下地膜としてTi膜を使用している
が,Cr膜でも良い。また,第2の下地膜であるNi膜
4は,無電解めっき法または電解めっき法によっても形
成することができる。
4 and 5 are sectional views schematically showing a method of forming the conductor pattern of FIG. First, FIG.
As shown in FIG. 4 (a), after the insulating substrate is organically washed, an insulating resin layer 12a made of UV-sensitive BCB is applied, exposed to ultraviolet light, and after curing, as shown in FIG. 4 (b), The surface is cleaned by reverse sputtering, a Ti film 3a is subsequently formed as a first base film, and the Ti film 3a is formed on the Ti film 3a.
As shown in (c), a Ni film 3b was formed as a second base film by the sputtering method. Here, in the present embodiment, the Ti film is used as the first base film, but a Cr film may be used. Further, the Ni film 4 which is the second base film can also be formed by an electroless plating method or an electrolytic plating method.

【0017】次に図4(d)に示すように,レジスト4
を塗布した後,図4(e)に示すように,ホトリソグラ
フィを用いて,マスク5を介して,露光し,現像して,
図5(a)に示すレジストのパターン4´を得た。
Next, as shown in FIG.
After coating, as shown in FIG. 4 (e), using photolithography, through the mask 5, exposing and developing,
A resist pattern 4 ′ shown in FIG. 5A was obtained.

【0018】次に,図5(b)に示すように,電解Cu
めっきによって,電解Cuめっき層6を得る。電解Cu
めっきは,表面処理の後に行った。次に,レジストのパ
ターン4´を剥離して,図5(c)に示す形状の中間導
体パターン7を得た。次に,図5(c)に示す中間導体
パターン7中のTi膜3a及びNi膜3bにウエットエ
ッチングを施し,図5(d)に示すように,絶縁樹脂層
12a上に形成された孤立した導電パターン13aを得
た。尚,エッチング液として,Niに対しては,希硫酸
を用いたが,希リン酸,クロム酸等も用いることができ
る。また,Ti膜に対しては,フッ化水素酸を用いた。
Next, as shown in FIG. 5B, electrolytic Cu
An electrolytic Cu plating layer 6 is obtained by plating. Electrolytic Cu
Plating was performed after the surface treatment. Next, the resist pattern 4'was peeled off to obtain an intermediate conductor pattern 7 having the shape shown in FIG. 5 (c). Next, the Ti film 3a and the Ni film 3b in the intermediate conductor pattern 7 shown in FIG. 5 (c) are wet-etched to form an isolated layer formed on the insulating resin layer 12a as shown in FIG. 5 (d). The conductive pattern 13a was obtained. As the etching liquid, dilute sulfuric acid was used for Ni, but dilute phosphoric acid, chromic acid or the like can also be used. Further, hydrofluoric acid was used for the Ti film.

【0019】得られた導体パターン13aは,第1の下
地膜である厚さ約0.05μmのTi膜3aと,第2の
下地膜である厚さ約0.25〜0.3μmのNi膜3b
と,電解Cuめっき層6のパターンとからなり,厚さ約
3〜5μm,幅約30μmで,洗浄,フォトリソグラフ
ィ,エッチング,洗浄工程等において,製作プロセス中
に不具合は発生しなかった。尚,上記において,絶縁基
板11上に,絶縁樹脂層12aを介して,導体パターン
13aを形成したが,絶縁基板11上にも,図4(b)
〜(e)及び図5(a)〜(d)の絶縁樹脂層12aを
絶縁基板11とすることで同様に直接導体パターンを形
成することができる。
The obtained conductor pattern 13a is composed of a Ti film 3a having a thickness of about 0.05 μm, which is a first underlayer film, and a Ni film having a thickness of about 0.25 to 0.3 μm, which is a second underlayer film. 3b
And a pattern of the electrolytic Cu plating layer 6 and having a thickness of about 3 to 5 μm and a width of about 30 μm, no defects occurred during the manufacturing process in cleaning, photolithography, etching, cleaning steps, and the like. Although the conductor pattern 13a is formed on the insulating substrate 11 via the insulating resin layer 12a in the above description, the conductive pattern 13a is also formed on the insulating substrate 11 as shown in FIG.
By using the insulating resin layer 12a of FIGS. 5E to 5A to 5D as the insulating substrate 11, it is possible to directly form a conductor pattern.

【0020】図6は,図2に示す絶縁樹脂層を形成する
方法を模式的に示す断面図である。図6を参照して,図
5(d)に示す絶縁層12a上に形成された導体パター
ン13aを覆うように,図6(a)に示すように,スピ
ンコーティングによって,紫外線感光型BCB樹脂を塗
布して,絶縁樹脂層8を得た。次に,図6(b)に示す
ように,フォトリソグラフィを用い,マスク9を介して
露光して,図6(c)に示すように,絶縁層8に貫通孔
14を形成した。尚,貫通孔14は,絶縁樹脂層8の上
部に形成される導体と電気的コンタクトを得るためのも
のであり,必ずしも,全ての導体パターン13a上に設
ける必要のないことはいうまでもない。次に,加熱して
ハーフキュアすることで,図6(d)に示す絶縁樹脂層
12bを得た。
FIG. 6 is a sectional view schematically showing a method of forming the insulating resin layer shown in FIG. Referring to FIG. 6, as shown in FIG. 6A, the UV-sensitive BCB resin is spin-coated so as to cover the conductor pattern 13a formed on the insulating layer 12a shown in FIG. 5D. By coating, an insulating resin layer 8 was obtained. Next, as shown in FIG. 6B, photolithography was used to perform exposure through the mask 9 to form through holes 14 in the insulating layer 8 as shown in FIG. 6C. It is needless to say that the through holes 14 are for obtaining electrical contact with the conductors formed on the insulating resin layer 8 and need not necessarily be provided on all the conductor patterns 13a. Next, by heating and half-curing, an insulating resin layer 12b shown in FIG. 6D was obtained.

【0021】また,図2における他の導体パターン13
b,13c,13dも図4及び図5に示した工程と同様
にして得られる。また,絶縁樹脂層12b,12c,1
2dも,図6に示した工程と同様に得られる。
Further, another conductor pattern 13 shown in FIG.
b, 13c and 13d are also obtained in the same manner as the steps shown in FIGS. Also, the insulating resin layers 12b, 12c, 1
2d is also obtained in the same manner as the step shown in FIG.

【0022】図3に示す電子部品本体10の引出電極部
22を覆うとともに絶縁基板11の側面を横断して下面
に至るまで,エポキシ樹脂にNi粉を混合した導電性ペ
ーストを塗布,乾燥硬化後,電解バレルめっきにより,
Niめっき膜,更に,その上に半田めっき膜を形成し
て,図1に示す電子部品の外部電極端子部2が形成さ
れ,電子部品1が完成される。
After coating the lead electrode portion 22 of the electronic component body 10 shown in FIG. 3 and across the side surface of the insulating substrate 11 to the lower surface, a conductive paste in which Ni powder is mixed with epoxy resin is applied, dried and cured. , By electrolytic barrel plating,
By forming a Ni plating film and a solder plating film thereon, the external electrode terminal portion 2 of the electronic component shown in FIG. 1 is formed, and the electronic component 1 is completed.

【0023】以上説明したように,本発明の実施の形態
においては,導体パターンの下地層の上層をNi膜とす
ることで,導体膜である均質なCuめっき膜を形成する
ことができ,電子部品及び部品の特性のバラツキを小さ
くすることができる。
As described above, in the embodiment of the present invention, by forming the Ni film as the upper layer of the underlying layer of the conductor pattern, it is possible to form a uniform Cu plating film which is a conductor film. It is possible to reduce variations in parts and parts characteristics.

【0024】また,導体パターンにおける下地層が,導
電膜と異なる金属で形成されているため,下地層をエッ
チングする際の導電膜の溶解がなく,精度の良い導電パ
ターンを得ることができる。
Further, since the base layer in the conductor pattern is made of a metal different from that of the conductive film, the conductive film is not melted when the base layer is etched, and an accurate conductive pattern can be obtained.

【0025】尚,本発明の実施の形態において,電子部
品として3端子を備えたローパスフィルタを例示した
が,2端子を備えたLCR素子,4端子を備えたコモン
モードチョークコイル,トランス,カレントセンサ等の
電子部品も,絶縁樹脂層及び導体パターンの形状を変え
るだけで同様の工程で製造することができる。
In the embodiment of the present invention, a low-pass filter having three terminals is illustrated as an electronic component, but an LCR element having two terminals, a common mode choke coil having four terminals, a transformer, a current sensor. The electronic parts such as can be manufactured in the same process only by changing the shapes of the insulating resin layer and the conductor pattern.

【0026】また,本発明の実施の形態において,電子
部品としてチップ型の電子部品を示したが,外部電極端
子部にリード線を設けることで,リード部品を構成する
ことは言うまでもない。
Further, in the embodiment of the present invention, the chip type electronic component is shown as the electronic component, but it goes without saying that the lead component is constituted by providing the lead wire to the external electrode terminal portion.

【0027】[0027]

【発明の効果】以上,説明したように,十分な導体パタ
ーンと絶縁層又は絶縁基板への密着力が得られ,電気特
性及び信頼性を十分に満足させることができ,かつ導体
パターンがウエットエッチング可能であり,低コスト化
プロセスで製造できる電子部品とその製造方法とを提供
することができる。
As described above, sufficient conductor pattern and adhesion to the insulating layer or the insulating substrate can be obtained, electrical characteristics and reliability can be sufficiently satisfied, and the conductor pattern is wet-etched. It is possible to provide an electronic component that can be manufactured by a low cost process and a manufacturing method thereof.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施の形態による電子部品を示す斜視
図である。
FIG. 1 is a perspective view showing an electronic component according to an embodiment of the present invention.

【図2】図1の電子部品本体を示す分解組立斜視図であ
る。
FIG. 2 is an exploded perspective view showing the electronic component body shown in FIG.

【図3】図2の電子部品本体の完成した状態を示す斜視
図である。
FIG. 3 is a perspective view showing a completed state of the electronic component body of FIG.

【図4】(a),(b),(c),(d)及び(e)は
図2の導体パターンを形成する方法を模式的に示す断面
図である。
4 (a), (b), (c), (d) and (e) are cross-sectional views schematically showing a method of forming the conductor pattern of FIG.

【図5】(a),(b),(c),及び(d)は図2の
導体パターンを形成する方法を模式的に示す断面図であ
る。
5 (a), (b), (c), and (d) are cross-sectional views schematically showing a method of forming the conductor pattern of FIG.

【図6】(a),(b),(c),及び(d)は図2の
絶縁樹脂層を形成する方法を模式的に示す断面図であ
る。
6 (a), (b), (c), and (d) are cross-sectional views schematically showing a method of forming the insulating resin layer of FIG.

【図7】従来のプリント配線基板の一例を示す断面図で
ある。
FIG. 7 is a cross-sectional view showing an example of a conventional printed wiring board.

【符号の説明】[Explanation of symbols]

1 電子部品 2 外部電極端子部 3a Ti膜 3b Ni膜 4 レジスト 4´ パターン 5 マスク 6 Cu電解めっき層 7 全導体パターン 8 絶縁層 9 マスク 10 電子部品本体 11 絶縁基板 12a,12b,12c,12d 絶縁樹脂層 13a,13b,13c,13c´,及び13d 導
体パターン 14 貫通穴又は切欠き 15 積層体 22 引出電極部 100 電子部品 101 絶縁基板 102 絶縁樹脂層 103,104 内部導体パターン
DESCRIPTION OF SYMBOLS 1 Electronic component 2 External electrode terminal part 3a Ti film 3b Ni film 4 Resist 4'Pattern 5 Mask 6 Cu electrolytic plating layer 7 All conductor pattern 8 Insulating layer 9 Mask 10 Electronic component main body 11 Insulating substrate 12a, 12b, 12c, 12d Insulation Resin layers 13a, 13b, 13c, 13c ', and 13d Conductor pattern 14 Through hole or notch 15 Laminated body 22 Extraction electrode part 100 Electronic component 101 Insulating substrate 102 Insulating resin layer 103, 104 Internal conductor pattern

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 絶縁基板と,前記絶縁基板上に,導体パ
ターンと絶縁層とを交互に積層して形成した積層体と,
前記導体パターンに電気接続されるとともに前記絶縁基
板と前記積層体とに渡って,前記導体パターンに電気接
続されるように形成された外部電極端子部とを備えた電
子部品において,前記導体パターンは,前記絶縁層又は
前記基板上に形成された下地層と,前記下地層上に形成
された導電性の金属からなる導電膜とを備え,前記下地
層は,Ti又はCr膜からなる第1の下地膜と,前記第
1の下地膜上に形成されたNi膜からなる第2の下地膜
とを備えていることを特徴とする電子部品。
1. An insulating substrate, and a laminated body formed by alternately laminating conductive patterns and insulating layers on the insulating substrate,
In the electronic component, which is electrically connected to the conductor pattern and includes an external electrode terminal portion formed so as to be electrically connected to the conductor pattern across the insulating substrate and the laminated body, the conductor pattern is A base layer formed on the insulating layer or the substrate, and a conductive film made of a conductive metal formed on the base layer, wherein the base layer is a first layer made of a Ti or Cr film. An electronic component comprising a base film and a second base film made of a Ni film formed on the first base film.
【請求項2】 請求項1記載の電子部品において,前記
導電膜はCuめっき膜からなることを特徴とする電子部
品。
2. The electronic component according to claim 1, wherein the conductive film is a Cu plating film.
【請求項3】 絶縁基板上に絶縁層及び導体パターンを
交互に積層形成する電子部品の製造方法において,前記
絶縁層又は絶縁基板上に,Ti又はCr膜からなる第1
の下地膜を形成し,前記第1の下地膜上にNi膜からな
る第2の下地膜を形成し,前記第2の下地膜上に予め定
められたパターンを備えた電気めっき膜による導電膜を
形成し,さらに,絶縁層で覆うことを特徴とする電子部
品の製造方法。
3. A method of manufacturing an electronic component in which an insulating layer and a conductor pattern are alternately laminated on an insulating substrate, wherein a first layer made of a Ti or Cr film is formed on the insulating layer or the insulating substrate.
Forming a base film, forming a second base film made of a Ni film on the first base film, and forming a second base film on the second base film by an electroplating film having a predetermined pattern. A method for manufacturing an electronic component, which comprises forming a film and further covering it with an insulating layer.
【請求項4】 請求項3記載の電子部品の製造方法にお
いて,前記第1及び第2の下地膜の内の少なくとも一方
をスパッタ法によって形成することを特徴とする電子部
品の製造方法。
4. The method of manufacturing an electronic component according to claim 3, wherein at least one of the first and second base films is formed by a sputtering method.
【請求項5】 請求項3又は4記載の電子部品の製造方
法において,前記導電膜を電気Cuめっき法により形成
することを特徴とする電子部品の製造方法。
5. The method of manufacturing an electronic component according to claim 3, wherein the conductive film is formed by an electric Cu plating method.
JP10369896A 1996-03-29 1996-03-29 Electronic part and manufacturing method thereof Pending JPH09270329A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10369896A JPH09270329A (en) 1996-03-29 1996-03-29 Electronic part and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10369896A JPH09270329A (en) 1996-03-29 1996-03-29 Electronic part and manufacturing method thereof

Publications (1)

Publication Number Publication Date
JPH09270329A true JPH09270329A (en) 1997-10-14

Family

ID=14360994

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10369896A Pending JPH09270329A (en) 1996-03-29 1996-03-29 Electronic part and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JPH09270329A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100416409C (en) * 2001-03-29 2008-09-03 大日本印刷株式会社 Method for making electronic component using wet corrosion agent
CN102157513A (en) * 2009-10-16 2011-08-17 阿维科斯公司 Thin film surface mount components
JP2021034715A (en) * 2019-08-20 2021-03-01 サムソン エレクトロ−メカニックス カンパニーリミテッド. Coil component

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100416409C (en) * 2001-03-29 2008-09-03 大日本印刷株式会社 Method for making electronic component using wet corrosion agent
CN102157513A (en) * 2009-10-16 2011-08-17 阿维科斯公司 Thin film surface mount components
JP2021034715A (en) * 2019-08-20 2021-03-01 サムソン エレクトロ−メカニックス カンパニーリミテッド. Coil component
US11631522B2 (en) 2019-08-20 2023-04-18 Samsung Electro-Mechanics Co., Ltd. Coil component and method of manufacturing the same

Similar Documents

Publication Publication Date Title
US5598136A (en) Chip coil and manufacturing method thereof
US20040263309A1 (en) Thin-film type common-mode choke coil and manufacturing method thereof
JPH09270325A (en) Electronic part
JP4317107B2 (en) Electronic device having organic material insulating layer and method for manufacturing the same
JP3000579B2 (en) Manufacturing method of chip coil
EP0436385B1 (en) Method of manufacturing a High-frequency inductor
US20030201242A1 (en) Method for manufacturing wiring circuit boards with bumps and method for forming bumps
JP2881270B2 (en) Method for manufacturing multilayer wiring board
JPH1197243A (en) Electronic component and its manufacture
US6651324B1 (en) Process for manufacture of printed circuit boards with thick copper power circuitry and thin copper signal circuitry on the same layer
US20070126108A1 (en) External connection structure for semiconductor package, and method for manufacturing the same
JPH09270329A (en) Electronic part and manufacturing method thereof
JPH09270330A (en) Electronic part
JP3467615B2 (en) Electronic component and method of manufacturing the same
JPH11340041A (en) Electronic part and manufacture thereof
JP2001345205A (en) Method of forming thin-film resistor element in printed board, thin-film resistor element and thin-film capacitor element
JPH09270355A (en) Electronic part and manufacture thereof
JPH07131155A (en) Manufacture of multilayer interconnection substrate, and multilayer interconnection substrate
WO1991019303A1 (en) High frequency coil and method of manufacturing the same
JP3144596B2 (en) Thin film electronic component and method of manufacturing the same
JP4311157B2 (en) Manufacturing method of substrate for semiconductor device
JP2750809B2 (en) Method of manufacturing thick film wiring board
JPH11144965A (en) Manufacture of electronic component
JP2000049013A (en) Electronic components
JP2001196252A (en) Manufacturing method of electronic device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050113

A131 Notification of reasons for refusal

Effective date: 20050119

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050525