JPH08756Y2 - トランジスタ - Google Patents

トランジスタ

Info

Publication number
JPH08756Y2
JPH08756Y2 JP1989067483U JP6748389U JPH08756Y2 JP H08756 Y2 JPH08756 Y2 JP H08756Y2 JP 1989067483 U JP1989067483 U JP 1989067483U JP 6748389 U JP6748389 U JP 6748389U JP H08756 Y2 JPH08756 Y2 JP H08756Y2
Authority
JP
Japan
Prior art keywords
emitter
shaped
electrode
region
comb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1989067483U
Other languages
English (en)
Japanese (ja)
Other versions
JPH038435U (enrdf_load_stackoverflow
Inventor
明彦 船越
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP1989067483U priority Critical patent/JPH08756Y2/ja
Publication of JPH038435U publication Critical patent/JPH038435U/ja
Application granted granted Critical
Publication of JPH08756Y2 publication Critical patent/JPH08756Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Bipolar Transistors (AREA)
  • Wire Bonding (AREA)
JP1989067483U 1989-06-09 1989-06-09 トランジスタ Expired - Lifetime JPH08756Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989067483U JPH08756Y2 (ja) 1989-06-09 1989-06-09 トランジスタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989067483U JPH08756Y2 (ja) 1989-06-09 1989-06-09 トランジスタ

Publications (2)

Publication Number Publication Date
JPH038435U JPH038435U (enrdf_load_stackoverflow) 1991-01-28
JPH08756Y2 true JPH08756Y2 (ja) 1996-01-10

Family

ID=31601096

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989067483U Expired - Lifetime JPH08756Y2 (ja) 1989-06-09 1989-06-09 トランジスタ

Country Status (1)

Country Link
JP (1) JPH08756Y2 (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6422062A (en) * 1987-07-17 1989-01-25 Sanyo Electric Co Transistor

Also Published As

Publication number Publication date
JPH038435U (enrdf_load_stackoverflow) 1991-01-28

Similar Documents

Publication Publication Date Title
JPH08756Y2 (ja) トランジスタ
JPH08116072A (ja) ショットキーバリア半導体装置
JPH1022322A (ja) 半導体装置
JP2809747B2 (ja) 絶縁ゲート付ターンオフサイリスタ
JP3213507B2 (ja) 半導体装置
JP3038722B2 (ja) 接合型電界効果トランジスタ
JP2525558Y2 (ja) 半導体装置
JP3253454B2 (ja) 両面型半導体装置
JPH0438519Y2 (enrdf_load_stackoverflow)
JPS6115365A (ja) トランジスタ
JPS5938056Y2 (ja) 半導体開閉装置
JPH0611052B2 (ja) トランジスタ
JPH0438520Y2 (enrdf_load_stackoverflow)
JPH08125181A (ja) 半導体装置
JPH0220832Y2 (enrdf_load_stackoverflow)
JPH083005Y2 (ja) 半導体装置
JPH0440275Y2 (enrdf_load_stackoverflow)
JP3063790B2 (ja) トランジスタ
JPH05218056A (ja) パワートランジスタ
JPH0440271Y2 (enrdf_load_stackoverflow)
JPS62244170A (ja) トランジスタ
JPS62244169A (ja) トランジスタ
JPS583302Y2 (ja) Ｎゲ−トサイリスタ
JPH0573941U (ja) バイポーラ型半導体装置
JPS61177775A (ja) トランジスタ

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term