JPH08288641A - Soldering method - Google Patents

Soldering method

Info

Publication number
JPH08288641A
JPH08288641A JP9235295A JP9235295A JPH08288641A JP H08288641 A JPH08288641 A JP H08288641A JP 9235295 A JP9235295 A JP 9235295A JP 9235295 A JP9235295 A JP 9235295A JP H08288641 A JPH08288641 A JP H08288641A
Authority
JP
Japan
Prior art keywords
flow
reflow
soldering
component
soldered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP9235295A
Other languages
Japanese (ja)
Inventor
Tomio Shimizu
富夫 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Holdings Corp
Original Assignee
Fuji Photo Film Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Photo Film Co Ltd filed Critical Fuji Photo Film Co Ltd
Priority to JP9235295A priority Critical patent/JPH08288641A/en
Publication of JPH08288641A publication Critical patent/JPH08288641A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3415Surface mounted components on both sides of the substrate or combined with lead-in-hole components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3468Applying molten solder

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PURPOSE: To provide a soldering method wherein manual soldering work can be eliminated when soldering parts of a reflow component and a flow component are mixedly present on the same surface of the same board. CONSTITUTION: A board 5 is devided into a reflow region I and a flow region II. After a surface mount component 6 of reflow solder mounting is mounted on the reflow region I, the reflow region I is covered with a tape 8. In this state, a flow soldering part like a lead 1a of an insert component 1 of the flow region is flow-soldered.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半田付け方法に関し、特
に基板の同一面にリフロー半田付けが不可能な半田付け
部分とフロー半田付けが不可能な半田付け部分とが混在
する場合に用いて有用なものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a soldering method, and in particular, it is used when a soldering portion where reflow soldering is impossible and a soldering portion where flow soldering is impossible are mixed on the same surface of a substrate. It is useful.

【0002】[0002]

【従来の技術】電子部品を基板に実装する場合には半田
付けが必要になる。この半田付け方法にはリフロー半田
付け法及びフロー半田付け法の二種類の半田付け法が主
として利用されている。
2. Description of the Related Art Soldering is required to mount electronic components on a board. For this soldering method, two types of soldering methods, a reflow soldering method and a flow soldering method, are mainly used.

【0003】リフロー半田付け法は、基板にクリーム半
田を印刷し、このクリーム半田上に電子部品(表面実装
部品)を載置した状態で加熱することによりクリーム半
田を溶融させて半田付けを行なう方法である。
The reflow soldering method is a method in which cream solder is printed on a substrate, and the solder paste is melted by heating the electronic solder (surface-mounted component) placed on the cream solder. Is.

【0004】フロー半田付けは、実装する電子部品(表
面実装部品)を接着剤で基板の片面に固着して硬化し、
この状態で反対面より挿入部品を挿入し、そのリードが
突出する半田付け部分及び既に硬化した電子部品(表面
実装部品)の電極部分を半田ディップ槽の噴流半田に浸
すことにより半田付けを行なう方法である。
In flow soldering, electronic components to be mounted (surface mount components) are fixed to one surface of a substrate with an adhesive and cured,
In this state, insert the insertion part from the opposite surface, and immerse the soldering part where the lead protrudes and the electrode part of the already hardened electronic part (surface mounting part) in the jet solder of the solder dip tank to perform soldering. Is.

【0005】図6は、フロー半田付けの概要を示す説明
図である。同図に示すように、DINコネクタ等の挿入
部品1のリード1aを半田付けする場合には、挿入部品
1を実装した基板2を、半田ディップ槽3から噴出する
フロー半田4に向けて搬送し、このフロー半田4に基板
2の下面を浸す(ディップする)。このことにより基板
2の下面から突出しているリード1aが半田付けされ
る。
FIG. 6 is an explanatory view showing an outline of flow soldering. As shown in the figure, when soldering the leads 1a of the insert component 1 such as a DIN connector, the substrate 2 on which the insert component 1 is mounted is conveyed toward the flow solder 4 ejected from the solder dip bath 3. The bottom surface of the substrate 2 is dipped (dipped) in the flow solder 4. As a result, the leads 1a protruding from the lower surface of the substrate 2 are soldered.

【0006】かかる半田付けに先立つ挿入部品1の基板
2への実装の際には、先ず基板2の一方の面より挿入部
品1を挿入する。このとき、挿入部品1のリード1aは
基板2の一方の面から他方の面へ貫通させてある。かか
る状態でリード1aの半田付けを行なう。
When the insertion component 1 is mounted on the substrate 2 prior to such soldering, the insertion component 1 is first inserted from one surface of the substrate 2. At this time, the lead 1a of the insertion component 1 is penetrated from one surface of the substrate 2 to the other surface. In this state, the leads 1a are soldered.

【0007】このように、リフロー半田付け及びフロー
半田付けの二種類の半田付け方法は、半田付けの対象と
なる電子部品に応じて使い分けている。すなわち、フロ
ー半田付けによればリード間が半田によりブリッジされ
てしまうような、特に小型の表面実装部品や、耐熱性の
ない表面実装部品等は専らリフロー半田付けが用いられ
る一方、挿入部品1等、リード1aが基板2を貫通する
部品は専らフロー半田付けが用いられる。すなわち、電
子部品にはリフロー半田付けしかできないもの(以下リ
フロー部品と称する)、及びフロー半田付けしかできな
いもの(以下フロー部品と称する)が存在する。その他
にもリフロー半田付け若しくはフロー半田付けの何れで
も良い表面実装部品もある。フロー半田付けであっても
リード間が半田でブリッジされることがなく且つ耐熱性
も有する部品がこれである。
As described above, the two types of soldering methods, reflow soldering and flow soldering, are properly used according to the electronic component to be soldered. That is, reflow soldering is used exclusively for the small surface mount parts or surface mount parts that do not have heat resistance, in which the leads are bridged by the solder by the flow soldering, while the insert part 1 and the like are used. Flow soldering is used exclusively for the components whose leads 1a penetrate the substrate 2. That is, there are electronic components that can only be reflow-soldered (hereinafter referred to as reflow components) and electronic components that can only be reflow-soldered (hereinafter referred to as flow components). In addition, there are surface mount components that may be either reflow soldering or flow soldering. This is a component that does not bridge the leads with solder even in flow soldering and has heat resistance.

【0008】[0008]

【発明が解決しようとする課題】上述の如き従来技術に
おいては、リフロー部品とフロー部品との半田付け部分
が基板の同一面上に混在する場合、リフロー部品若しく
はフロー部品の何れか一方の半田付け作業が終了した
後、手付けにより他方の部品の半田付けを行なう必要が
ある。
In the prior art as described above, when the soldering portions of the reflow component and the flow component coexist on the same surface of the substrate, either the reflow component or the flow component is soldered. After the work is completed, it is necessary to solder the other component by hand.

【0009】このため、半田付けの作業に多大の時間を
要するという問題がある。また、この欠点を回避しよう
とすれば同一基板の同一面にリフロー部品とフロー部品
との半田付け部分を混在させることができず、電子部品
の基板上のレイアウトが制限されてしまうという問題が
ある。
Therefore, there is a problem that the soldering work requires a lot of time. Further, if this defect is to be avoided, there is a problem that the soldering portions of the reflow component and the flow component cannot be mixed on the same surface of the same substrate, and the layout of the electronic component on the substrate is limited. .

【0010】本発明は、上記従来技術に鑑み、同一基板
の同一面にリフロー部品とフロー部品との半田付け部分
が混在する場合であっても手付け半田作業を除去し得る
半田付け方法を提供することを目的とする。
In view of the above-mentioned prior art, the present invention provides a soldering method capable of eliminating manual soldering work even when soldering portions of reflow components and flow components are mixed on the same surface of the same substrate. The purpose is to

【0011】[0011]

【課題を解決するための手段】上記目的を達成する本発
明の構成は、電子部品を実装する基板の同一面を、リフ
ロー半田付けにより半田付けを行なう電子部品を搭載す
るリフロー面が臨むリフロー領域と、フロー半田付けに
より半田付けを行なう部品のフロー面が臨むフロー領域
とに分割し、リフロー領域に所定の電子部品を実装して
リフロー半田付けを行なう第1の工程と、第1の工程に
より得た基板のフロー領域に所定の部品を実装するとと
もにリフロー半田付けを行なった電子部品をテープで覆
う第2の工程と、第2の工程により得た基板のフロー領
域及びリフロー領域を有する面をフロー面としてフロー
領域の電子部品のフロー半田付けを行なう第3の工程と
を有することを特徴とする。
The structure of the present invention which achieves the above object is a reflow area facing the reflow surface on which the electronic component to be soldered is mounted on the same surface of the substrate on which the electronic component is mounted by reflow soldering. And a flow region where the flow surface of the component to be soldered by the flow soldering faces, the predetermined process is performed by mounting a predetermined electronic component in the reflow region and performing the reflow soldering. A second step of mounting a predetermined component on the obtained flow area of the board and covering the electronic component which has been reflow-soldered with a tape, and a surface having the flow area and the reflow area of the board obtained by the second step And a third step of performing flow soldering of electronic components in the flow region as a flow surface.

【0012】また、電子部品を実装する基板の同一面
を、リフロー半田付けにより半田付けを行なう電子部品
を搭載するリフロー面が臨むリフロー領域と、フロー半
田付けにより半田付けを行なう部品のフロー面が臨むフ
ロー領域とに分割し、リフロー領域に所定の電子部品を
実装してリフロー半田付けを行なう第1の工程と、第1
の工程により得た基板のフロー領域に所定の部品を実装
する第2の工程と、第2の工程により得た基板のフロー
領域及びリフロー領域を有する面をフロー面としてリフ
ロー領域に対応する部分に蓋をして半田の噴流を阻止し
た半田ディップ槽に向け搬送し、フロー領域のみを半田
ディップ槽の半田に接触させてこの領域の電子部品のみ
を選択的にフロー半田付けを行なう第3の工程とを有す
ることを特徴とする。
Further, the same surface of the board on which the electronic component is mounted is provided with a reflow region facing the reflow surface for mounting the electronic component to be soldered by reflow soldering and a flow surface of the component to be soldered by flow soldering. A first step of performing reflow soldering by dividing into a flow area and a predetermined electronic component mounted in the reflow area;
The second step of mounting a predetermined component in the flow area of the substrate obtained by the step of, and the surface having the flow area and the reflow area of the substrate obtained by the second step as a flow surface in a portion corresponding to the reflow area. The third step of carrying the solder toward the solder dip tank in which the jet flow of the solder is blocked and contacting only the flow area with the solder in the solder dip tank to selectively perform the flow soldering only on the electronic components in this area. And having.

【0013】上記フロー領域の電子部品は、コネクタ等
のリフロー半田付けが不可能な挿入部品のみであって
も、またリフロー半田付けが不可能な挿入部品とリフロ
ー半田付け及びフロー半田付けの何れもが可能である大
型の表面実装部品であっても良い。
The electronic components in the flow region are only insertion components such as connectors that cannot be reflow-soldered, or any of the insertion components that cannot be reflow-soldered and reflow soldering or flow soldering. It may be a large-sized surface mount component.

【0014】[0014]

【作用】上記構成の本発明によれば、リフロー領域の電
子部品はディップ槽のフロー半田に浸されることなく、
フロー領域の電子部品のみが上記フロー半田に浸され
る。
According to the present invention having the above structure, the electronic components in the reflow area are not soaked in the flow solder in the dip bath,
Only the electronic components in the flow area are immersed in the flow solder.

【0015】[0015]

【実施例】以下本発明の実施例を図面に基づき詳細に説
明する。なお、図6と同一部分には同一番号を付し重複
する説明は省略する。
Embodiments of the present invention will now be described in detail with reference to the drawings. The same parts as those in FIG. 6 will be assigned the same reference numerals and overlapping explanations will be omitted.

【0016】図1は本発明の第1の実施例を実現する基
板を電子部品を実装した状態で示す平面図である。同図
に示すように、基板5は、その一方の面を、リフロー部
品である表面実装部品6を実装するリフロー領域Iと、
フロー部品である挿入部品1の半田付け部が臨むフロー
領域IIとに分けてある。
FIG. 1 is a plan view showing a board for realizing a first embodiment of the present invention in a state where electronic components are mounted. As shown in the figure, the substrate 5 has, on one surface thereof, a reflow region I for mounting a surface mount component 6 which is a reflow component,
It is divided into a flow area II facing the soldering portion of the insertion part 1 which is a flow part.

【0017】かくして、本実施例においては、先ず、リ
フロー領域Iに表面実装部品6を固定してリフロー半田
付けを行なう。その後、フロー領域IIに挿入部品1の半
田付け部であるリード1aを臨ませて基板5の他方の面
に挿入部品1を挿入する。
Thus, in this embodiment, first, the surface mount component 6 is fixed in the reflow area I and reflow soldering is performed. Then, the insert component 1 is inserted into the other surface of the substrate 5 with the lead 1a, which is the soldering portion of the insert component 1, facing the flow region II.

【0018】このとき、本実施例ではリフロー半田付け
のみならずフロー半田付けも可能な大型の表面実装部品
7も基板5の一方の面のフロー領域IIに接着剤により固
定する。
At this time, in this embodiment, a large surface mount component 7 capable of not only reflow soldering but also flow soldering is fixed to the flow region II on one surface of the substrate 5 by an adhesive.

【0019】次に、かかる状態の基板5上の表面実装部
品6をテープ8で覆う。
Next, the surface mount component 6 on the substrate 5 in this state is covered with the tape 8.

【0020】最後に、この状態で図2に示すように、デ
ィップ槽3のフロー半田4に、基板5の一方の面を相対
向させてこのフロー半田4に向け搬送する。かくしてフ
ロー領域IIのリード1a及び表面実装部品7をフロー半
田4に浸し、所定の半田付けを行なう。
Finally, in this state, as shown in FIG. 2, one surface of the substrate 5 is opposed to the flow solder 4 of the dip tank 3 and the substrate 5 is conveyed toward the flow solder 4. Thus, the leads 1a and the surface mount components 7 in the flow region II are dipped in the flow solder 4 and the predetermined soldering is performed.

【0021】図3は本発明の第2の実施例を実現する基
板を、電子部品を実装した状態で示す平面図である。同
図に示すように、基板9は第1の実施例に用いる基板5
と同様に、リフロー領域III とフロー領域IVとに分けて
あり、これらの各領域III ,IVにリフロー部品及びフロ
ー部品である電子部品の半田付け部を臨ませて実装して
ある。
FIG. 3 is a plan view showing a board for realizing the second embodiment of the present invention in a state where electronic parts are mounted. As shown in the figure, the substrate 9 is the substrate 5 used in the first embodiment.
Similarly, the reflow region III and the flow region IV are divided, and these regions III and IV are mounted so that the soldering portions of the reflow component and the electronic component which is the flow component face each other.

【0022】本実施例においては、基板9のフロー領域
IV側の面を、ディップ槽3のフロー半田4に相対向させ
てディップ槽3側に搬送するのであるが、このときのデ
ィップ槽3は、図4に示すように、搬送されてくる基板
9のリフロー領域III に対応する部分を蓋3aで閉塞し
てフロー半田4の噴流を阻止している。かくして、図5
に示すように、フロー半田4にはフロー領域IVのみを浸
漬し、このフロー領域IVのみの電子部品を選択的にフロ
ー半田付けする。
In this embodiment, the flow region of the substrate 9
The surface on the IV side is opposed to the flow solder 4 of the dip tank 3 and conveyed to the dip tank 3 side. At this time, the dip tank 3 is conveyed to the substrate 9 as shown in FIG. The portion corresponding to the reflow region III is closed by the lid 3a to prevent the jet flow of the flow solder 4. Thus, FIG.
As shown in FIG. 4, only the flow region IV is immersed in the flow solder 4, and the electronic components only in this flow region IV are selectively flow-soldered.

【0023】なお、上記基板5,9においては、フロー
半田付けも可能な大型の表面実装部品7はフロー領域I
I,IVに実装したが、これはリフロー領域I,III に、
クリーム半田によりリフロー半田付けで実装しても良
い。
In the above-mentioned substrates 5 and 9, the large surface mount component 7 capable of flow soldering has a flow region I.
I implemented it in I and IV, but this is in reflow areas I and III,
It may be mounted by reflow soldering with cream solder.

【0024】[0024]

【発明の効果】以上実施例とともに具体的に説明したよ
うに、本発明によれば、フロー半田付け部分が臨むフロ
ー領域とリフロー半田付け部分が臨むリフロー領域とが
基板の同一面に混在しても全ての電子部品を、手付け作
業を要することなく、半田付けすることができるので、
この半田付け作業を高効率で行なうことができる。
As described above in detail with reference to the embodiments, according to the present invention, the flow area facing the flow soldering portion and the reflow area facing the reflow soldering portion are mixed on the same surface of the substrate. Since all electronic components can be soldered without the need for manual work,
This soldering work can be performed with high efficiency.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施例を実現する基板を電子部
品を実装した状態で示す平面図。
FIG. 1 is a plan view showing a board that realizes a first embodiment of the present invention with electronic components mounted thereon.

【図2】本発明の第1の実施例におけるフロー半田付け
時の態様を示す説明図。
FIG. 2 is an explanatory diagram showing a mode at the time of flow soldering in the first embodiment of the present invention.

【図3】本発明の第2の実施例を実現する基板を電子部
品を実装した状態で示す平面図。
FIG. 3 is a plan view showing a board that realizes a second embodiment of the present invention with electronic components mounted thereon.

【図4】本発明の第2の実施例に用いるディップ槽を示
す説明図。
FIG. 4 is an explanatory view showing a dip tank used in the second embodiment of the present invention.

【図5】本発明の第2の実施例におけるフロー半田付け
時の態様を示す説明図。
FIG. 5 is an explanatory view showing a mode at the time of flow soldering in the second embodiment of the present invention.

【図6】従来技術に係るフロー半田付け時の態様を示す
説明図。
FIG. 6 is an explanatory view showing a mode at the time of flow soldering according to a conventional technique.

【符号の説明】[Explanation of symbols]

I,III リフロー領域 II,IV フロー領域 1 挿入部品 3 ディップ槽 4 フロー半田 5,9 基板 6,7 表面実装部品 8 テープ I, III Reflow area II, IV Flow area 1 Inserted parts 3 Dip bath 4 Flow solder 5,9 Substrate 6,7 Surface mount parts 8 Tape

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 電子部品を実装する基板の同一面を、リ
フロー半田付けにより半田付けを行なう電子部品を搭載
するリフロー面が臨むリフロー領域と、フロー半田付け
により半田付けを行なう部品のフロー面が臨むフロー領
域とに分割し、リフロー領域に所定の電子部品を実装し
てリフロー半田付けを行なう第1の工程と、 第1の工程により得た基板のフロー領域に所定の部品を
実装するとともにリフロー半田付けを行なった電子部品
をテープで覆う第2の工程と、 第2の工程により得た基板のフロー領域及びリフロー領
域を有する面をフロー面としてフロー領域の電子部品の
フロー半田付けを行なう第3の工程とを有することを特
徴とする半田付け方法。
1. A reflow area facing a reflow surface for mounting an electronic component to be soldered by reflow soldering and a flow surface of a component to be soldered by flow soldering on the same surface of a substrate on which electronic components are mounted. The first step of dividing into a flow area facing the flow area, mounting a predetermined electronic component in the reflow area and performing reflow soldering, and mounting the predetermined component in the flow area of the board obtained in the first step and performing the reflow. A second step of covering the soldered electronic component with a tape, and a step of performing flow soldering of the electronic component in the flow region with the surface having the flow region and the reflow region of the substrate obtained in the second process as a flow face. 3. A soldering method comprising the step 3).
【請求項2】 電子部品を実装する基板の同一面を、リ
フロー半田付けにより半田付けを行なう電子部品を搭載
するリフロー面が臨むリフロー領域と、フロー半田付け
により半田付けを行なう部品のフロー面が臨むフロー領
域とに分割し、リフロー領域に所定の電子部品を実装し
てリフロー半田付けを行なう第1の工程と、 第1の工程により得た基板のフロー領域に所定の部品を
実装する第2の工程と、 第2の工程により得た基板のフロー領域及びリフロー領
域を有する面をフロー面としてリフロー領域に対応する
部分に蓋をして半田の噴流を阻止した半田ディップ槽に
向け搬送し、フロー領域のみを半田ディップ槽の半田に
接触させてこの領域の電子部品のみを選択的にフロー半
田付けを行なう第3の工程とを有することを特徴とする
半田付け方法。
2. A reflow region facing a reflow surface for mounting an electronic component to be soldered by reflow soldering and a flow surface of a component to be soldered by flow soldering on the same surface of a board on which an electronic component is mounted. The first step of dividing into a flow area facing the flow area, mounting a predetermined electronic component in the reflow area and performing reflow soldering, and the second step of mounting the predetermined component in the flow area of the substrate obtained by the first step. And the surface having the flow area and the reflow area of the substrate obtained in the step 2 and the flow step is used as a flow surface, and the portion corresponding to the reflow area is covered and conveyed toward the solder dip tank in which the jet of solder is blocked, A third step of bringing only the flow region into contact with the solder in the solder dip bath to selectively perform flow soldering only on the electronic components in this region. Only way.
【請求項3】 フロー領域の電子部品はコネクタ等のリ
フロー半田付けが不可能な挿入部品のみであることを特
徴とする[請求項1]若しくは[請求項2]に記載する
半田付け方法。
3. The soldering method according to claim 1, wherein the electronic components in the flow region are only insertion components such as connectors that cannot be reflow-soldered.
【請求項4】 フロー領域の電子部品はリフロー半田付
けが不可能な挿入部品とリフロー半田付け及びフロー半
田付けの何れもが可能である大型の表面実装部品である
ことを特徴とする[請求項1]若しくは[請求項2]に
記載する半田付け方法。
4. The electronic component in the flow region is an insertion component that cannot be reflow-soldered, and a large surface-mount component that can be reflow-soldered or flow-soldered. 1] or the soldering method according to claim 2.
JP9235295A 1995-04-18 1995-04-18 Soldering method Withdrawn JPH08288641A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9235295A JPH08288641A (en) 1995-04-18 1995-04-18 Soldering method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9235295A JPH08288641A (en) 1995-04-18 1995-04-18 Soldering method

Publications (1)

Publication Number Publication Date
JPH08288641A true JPH08288641A (en) 1996-11-01

Family

ID=14052017

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9235295A Withdrawn JPH08288641A (en) 1995-04-18 1995-04-18 Soldering method

Country Status (1)

Country Link
JP (1) JPH08288641A (en)

Similar Documents

Publication Publication Date Title
JPH10335811A (en) Connection of substrates
JP2001156488A (en) Electronic component with shield case and its manufacturing method
JPH08288641A (en) Soldering method
JPH07240591A (en) Printed-circuit board with shield case and its manufacture
JPH1154901A (en) Soldering method and soldering jig
JPH0955565A (en) Printed wiring board
KR100269068B1 (en) Method for mounting parts on both sides of printed circuit board and zig for the same
JP4091134B2 (en) Manufacturing method of semiconductor device
JPH066022A (en) Part mounting method
KR19990010172A (en) Common method for reflow / flow process of printed circuit board
KR19990026398A (en) Parts mounting method of printed circuit board
JP2001119119A (en) Printed circuit board and method for mounting electronic component
JPH02224393A (en) Method of soldering mixed mounting metal core printed board assembly
JP2591766Y2 (en) Printed board
JP3694144B2 (en) Double-sided mounting board manufacturing method
JPH0722742A (en) Soldering method for printed wiring board
JPH01154592A (en) Mounting method for component on printed board
JPH0645348U (en) Hybrid IC lead terminal
JPS6254996A (en) Mounting of electronic component
JPS6174394A (en) Soldering of lead-free part
JPH0350894A (en) Mounting of component
JPH0677640A (en) Soldering method
JPH05335736A (en) Integrated circuit installation method
JPH07249857A (en) Part mounting method of printed wiring board
JPH066092A (en) Part installation method

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20020702