JPH08111414A - Forming method for laminated wiring, and circuit board - Google Patents

Forming method for laminated wiring, and circuit board

Info

Publication number
JPH08111414A
JPH08111414A JP24529694A JP24529694A JPH08111414A JP H08111414 A JPH08111414 A JP H08111414A JP 24529694 A JP24529694 A JP 24529694A JP 24529694 A JP24529694 A JP 24529694A JP H08111414 A JPH08111414 A JP H08111414A
Authority
JP
Japan
Prior art keywords
main conductor
thin film
resist layer
protecting
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP24529694A
Other languages
Japanese (ja)
Inventor
Masahide Yamamoto
昌英 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24529694A priority Critical patent/JPH08111414A/en
Publication of JPH08111414A publication Critical patent/JPH08111414A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE: To prevent migration and corrosion surely in a laminated wiring layer with respect to a circuit board and a method for forming a laminated wiring. CONSTITUTION: A metallic thin film 21 for protecting a main conductor is formed on a side face and a bottom of an opening 73 in a regist layer 53 on a substrate 1. After a main conductor thin film 33 and a metallic thin film 42 for protecting the main conductor are formed on the thin film 22, the resist layer 53 is removed. The metallic thin film 21 for protecting the main conductor are formed only on the bottom of the opening 73 in the resist layer 53, and the main conductor thin film 33 is formed on the metallic thin film 22. The resist layer 53 is removed. In addition, a resist layer 54 is formed in a state that a sidewall part of a double-layer body 8 made up of laminated formation patterns of the main conductor thin film 33 and the lower metallic thin film 21 is exposed. After a metallic thin film 43 for protecting the main conductor is formed on the upper face and the sidewall part of the double-layer body 8, the resist layer 54 is removed. In a circuit board, the upper, lower and both side faces of thin-film main conductors 63a and 64a are covered with metallic films 63b, 63c, 64b, and 64c to form laminated wirings 63 and 64.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、主導体のマイグレーシ
ョンおよびコロージョンを防止する積層配線の形成方法
と、その積層配線が形成された回路基板に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a laminated wiring which prevents migration and corrosion of a main conductor, and a circuit board on which the laminated wiring is formed.

【0002】[0002]

【従来の技術】絶縁層と配線層を交互に積層した薄膜多
層回路基板において、絶縁層には一般に耐熱性・安定性
・強度に優れたポリイミドを使用し、配線は銅(Cu)・金
(Au)・銀(Ag)・アルミニウム(Al)を主成分としたものが
用いられている。
2. Description of the Related Art In a thin film multilayer circuit board in which insulating layers and wiring layers are alternately stacked, polyimide is generally used for the insulating layer, which has excellent heat resistance, stability, and strength, and the wiring is made of copper (Cu) or gold.
The main components are (Au), silver (Ag), and aluminum (Al).

【0003】かかる回路基板において、配線のマイグレ
ーションおよびコロージョンの防止、例えば低抵抗で安
価な銅にてなる配線がポリイミド層に直接積層すると、
銅が徐々にポリイミド内に拡散するマイグレーション防
止のため、銅を主導体とした従来の配線では、一般に厚
さ 800Å程度のクロムを厚さ5μm 程度の銅の上下に積
層し、Cr Cu Cr の3層配線が用いられる。
In such a circuit board, wiring migration and corrosion are prevented, for example, when a wiring made of low-cost, low-cost copper is directly laminated on the polyimide layer,
In order to prevent migration of copper that gradually diffuses into the polyimide, in conventional wiring using copper as the main conductor, chromium with a thickness of about 800 Å is generally laminated on the top and bottom of copper with a thickness of about 5 μm, and Cr Cu 3 Layer wiring is used.

【0004】このような3層配線の一般的な製造方法
は、厚さ 800Å程度のCr と厚さ5μm 程度のCu と
厚さ 800Å程度のCr の3層膜からエッチングによりパ
ターニングする方法、厚さ 800Å程度のCr と厚さ50
00Å程度Cu の2層膜を基板の全面に形成し、該2層膜
の所定部が露呈するめっきレジストを形成し、該2層膜
のCu 層の上にCu をめっきし、めっきレジストを除去
したのち該2層膜をエッチングにより除去し、該めっき
銅が露呈するレジストを形成し、その上にCr の薄膜を
形成したのち該レジストおよび該レジスト上のCr を除
去する方法である。
A general manufacturing method of such a three-layer wiring is as follows: patterning by etching from a three-layer film of Cr having a thickness of about 800Å, Cu having a thickness of about 5 μm, and Cr having a thickness of about 800Å. Cr of about 800Å and thickness of 50
A two-layer film of Cu of about 00Å is formed on the entire surface of the substrate, a plating resist is formed so that a predetermined portion of the two-layer film is exposed, Cu is plated on the Cu layer of the two-layer film, and the plating resist is removed. After that, the two-layer film is removed by etching to form a resist exposing the plated copper, a Cr thin film is formed thereon, and then the resist and Cr on the resist are removed.

【0005】図4は従来の積層配線とその製造方法の説
明図であり、図4(a) 〜(d) は積層金属膜のエッチング
によって積層配線を形成する前記の方法の説明図、図
4(e) 〜(k) はリフトオフ法を利用して積層配線を形成
する前記の方法の説明図である。
FIG. 4 is an explanatory view of a conventional laminated wiring and a manufacturing method thereof, and FIGS. 4 (a) to 4 (d) are explanatory views of the above-mentioned method of forming a laminated wiring by etching a laminated metal film. (e) to (k) are explanatory views of the above-described method of forming a laminated wiring by using the lift-off method.

【0006】図4(a) において、絶縁基板1の表面には
厚さ 800Å程度のCr 膜2と、厚さ5μm 程度のCu 膜
3と、厚さ 800Å程度のCr 膜4を、それぞれスパッタ
リングまたは蒸着にて積層する。
In FIG. 4A, a Cr film 2 having a thickness of about 800 Å, a Cu film 3 having a thickness of about 5 μm, and a Cr film 4 having a thickness of about 800 Å are sputtered or sputtered on the surface of the insulating substrate 1. Laminate by vapor deposition.

【0007】次いで、図4(b) に示す如くCr 膜4の上
に、形成すべき配線パターンに対応するレジスト層5を
形成したのち、図4(c) に示す如く、レジスト層5を用
いてCr 膜2・Cu 膜3・Cr 膜4の不要部を除去(エ
ッチング)する。
Next, as shown in FIG. 4 (b), a resist layer 5 corresponding to the wiring pattern to be formed is formed on the Cr film 4, and then the resist layer 5 is used as shown in FIG. 4 (c). Then, unnecessary portions of the Cr film 2, the Cu film 3, and the Cr film 4 are removed (etched).

【0008】次いで、レジスト層5を除去(溶去)する
と図4(d) に示す如く、基板1の表面にはCr Cu Cr
の3層配線6が形成される。図4(e) において、絶縁基
板1の表面には厚さ 800Å程度のCr 膜2と、厚さ5000
Å程度のCu 膜31を、それぞれスパッタリングまたは蒸
着にて積層したのち、図4(f) に示す如く、形成すべき
配線パターンに対応する開口71を有するめっきレジスト
層51を、Cu 膜31の上に形成する。
Next, when the resist layer 5 is removed (eliminated), Cr Cu Cr is formed on the surface of the substrate 1 as shown in FIG. 4 (d).
3 layer wiring 6 is formed. In Fig. 4 (e), a Cr film 2 having a thickness of about 800 Å and a thickness of 5000 is formed on the surface of the insulating substrate 1.
After the Cu film 31 having a thickness of about Å is laminated by sputtering or vapor deposition, a plating resist layer 51 having an opening 71 corresponding to the wiring pattern to be formed is formed on the Cu film 31 as shown in FIG. 4 (f). To form.

【0009】次いで、主導体の厚さ確保のため図4(g)
に示す如く、Cu 膜31の露呈部に厚さ5μm 程度のCu
めっき層32を形成したのち、図4(h) に示す如くレジス
ト層51を除去(溶去)する。
Next, in order to secure the thickness of the main conductor, FIG. 4 (g)
As shown in, the exposed portion of the Cu film 31 has a thickness of about 5 μm.
After forming the plated layer 32, the resist layer 51 is removed (melted) as shown in FIG.

【0010】次いで、露呈するCu 膜31とCr 膜2を除
去(溶去・エッチング)して図4(i) に示す如く、Cr
膜2およびCu 膜31からパターン形成した薄膜2層体
に、Cu めっき層32を積層した3層体61を形成する。こ
の工程において、めっき層32の表層部は露呈するCu 膜
31と共に除去される。
Next, the exposed Cu film 31 and the exposed Cr film 2 are removed (melted / etched) to remove Cr as shown in FIG. 4 (i).
A three-layer body 61 in which a Cu plating layer 32 is laminated on a thin film two-layer body formed by patterning the film 2 and the Cu film 31 is formed. In this process, the surface of the plating layer 32 is exposed as a Cu film.
Removed with 31.

【0011】次いで、図4(j) に示す如くめっき層32が
露呈するレジスト層52を形成し、めっき層32およびレジ
スト層52の上に厚さ 800Å程度のCr 膜41を形成したの
ち、レジスト層52を除去(溶去)すると、レジスト層52
に被着するCr 膜41の不要部はレジスト層52と共に除去
(リフトオフ) されて、図4(k) に示す如く基板1の表
面にはCr Cu Cu Cr の4層配線62が形成されるよう
になる。
Next, as shown in FIG. 4 (j), a resist layer 52 exposing the plating layer 32 is formed, a Cr film 41 having a thickness of about 800 Å is formed on the plating layer 32 and the resist layer 52, and then the resist is formed. When the layer 52 is removed (eliminated), the resist layer 52 is removed.
The unnecessary portion of the Cr film 41 adhered to the surface is removed together with the resist layer 52.
After being lifted off, a four-layer wiring 62 of Cr Cu Cu Cr is formed on the surface of the substrate 1 as shown in FIG. 4 (k).

【0012】[0012]

【発明が解決しようとする課題】以上説明したように、
主導体をその保護用金属で挟む構成の従来の積層配線6,
62は、その側壁面に主導体例えば銅を主導体とした配線
では銅が露呈し、該側壁面に露呈する主導体端面がポリ
イミドに接触する。そのため、マイグレーションおよび
コロージョンの防止手段としては不完全であった。
As described above,
Conventional laminated wiring in which the main conductor is sandwiched by its protective metal6.
In the wiring 62, copper is exposed on the side wall surface of a main conductor, for example, copper, and the end surface of the main conductor exposed on the side wall surface contacts the polyimide. Therefore, it is incomplete as a means for preventing migration and corrosion.

【0013】なお、積層配線6,62の側壁面の銅を覆うた
め、その側壁面にクロメート (Cr23 ・Cr O3 ・x
2 O)膜を形成させる方法がある。しかし、クロメー
ト膜は信頼性および化学的安定性に問題があり、充分な
解決手段とはなっていない。
[0013] Incidentally, to cover the copper side wall surface of the laminated wiring 6,62, chromate on its side wall surface (Cr 2 O 3 · Cr O 3 · x
H 2 O) film can be formed. However, the chromate film has problems in reliability and chemical stability, and is not a sufficient solution.

【0014】[0014]

【課題を解決するための手段】積層配線のマイグレーシ
ョンおよびコロージョンを確実に防止する本発明の第1
の製造方法は、基板の表面には配線パターンに対応する
開口を有するレジスト層を形成し、少なくとも該開口の
壁面と底面とに被着する第1の主導体保護用金属薄膜を
形成し、該第1の主導体保護用金属薄膜の上に主導体薄
膜を形成し、該主導体薄膜の上に第2の主導体保護用金
属薄膜を形成し、該レジスト層上の該主導体薄膜および
該第2の主導体保護用金属薄膜を、該レジスト層と共に
除去すること、である。
A first aspect of the present invention for reliably preventing migration and corrosion of laminated wiring.
In the manufacturing method, a resist layer having an opening corresponding to the wiring pattern is formed on the surface of the substrate, and a first main conductor protecting metal thin film is formed on at least a wall surface and a bottom surface of the opening, A main conductor thin film is formed on the first main conductor protecting metal thin film, a second main conductor protecting metal thin film is formed on the main conductor thin film, and the main conductor thin film on the resist layer and the Removing the second main conductor protecting metal thin film together with the resist layer.

【0015】積層配線のマイグレーションおよびコロー
ジョンを確実に防止する本発明の第2の製造方法は、基
板の表面には配線パターンに対応する開口を有する第1
のレジスト層を形成し、少なくとも該第1のレジスト層
の開口内において底部のみに被着する第1の主導体保護
用金属薄膜を形成し、該第1の主導体保護用金属薄膜の
上に主導体薄膜を形成し、該第1のレジスト層の上に被
着する該第1の主導体保護用金属薄膜と該主導体薄膜を
該第1のレジスト層と共に除去して、該第1の主導体保
護用金属薄膜からの形成パターンに該主導体薄膜からの
形成パターンが積層された2層体を形成し、該2層体の
側壁面が露呈する開口を有する第2のレジスト層を該基
板の表面に形成し、少なくとも該2層構成体の上面と側
壁面とに被着する第2の主導体保護用金属薄膜を形成
し、該第2のレジスト層の上に被着する該第2の主導体
保護用金属薄膜を該第2のレジスト層と共に除去するこ
と、である。
The second manufacturing method of the present invention for surely preventing the migration and corrosion of the laminated wiring is the first manufacturing method which has the opening corresponding to the wiring pattern on the surface of the substrate.
Forming a resist layer, and forming a first main conductor-protecting metal thin film, which is adhered only to the bottom in at least the opening of the first resist layer, on the first main conductor-protecting metal thin film. Forming a main conductor thin film, and removing the first main conductor protecting metal thin film and the main conductor thin film, which are deposited on the first resist layer, together with the first resist layer, A two-layer body is formed in which a formation pattern of the main conductor thin film is laminated on a formation pattern of the main conductor protection metal thin film, and a second resist layer having an opening where the side wall surface of the two-layer body is exposed is formed. A second main conductor protecting metal thin film is formed on the surface of the substrate and is deposited on at least the upper surface and the sidewall surface of the two-layer structure, and the second thin film is deposited on the second resist layer. 2) removing the main conductor protecting metal thin film together with the second resist layer.

【0016】積層配線のマイグレーションおよびコロー
ジョンを確実に防止する本発明の回路基板は、基板上に
形成された積層配線が、薄膜よりパターン形成した断面
角形の主導体の下面と上面と左右の両側壁面とに、該主
導体の保護用金属膜を被着してなること、である。
The circuit board of the present invention for surely preventing the migration and corrosion of the laminated wiring is such that the laminated wiring formed on the substrate has a lower surface and an upper surface of the main conductor having a rectangular cross-section formed by patterning a thin film, and both left and right side wall surfaces. Then, a protective metal film for the main conductor is deposited.

【0017】[0017]

【作用】以上説明したように、本発明による積層配線の
形成方法と回路基板は、積層配線の主導体が保護用金属
で完全に覆われた構成とその製造方法を提供したもので
あり、主導体はポリイミドに接触しないようになる。
As described above, the method for forming a laminated wiring and the circuit board according to the present invention provide a structure in which the main conductor of the laminated wiring is completely covered with a protective metal and a manufacturing method thereof. The body will not come into contact with the polyimide.

【0018】従って、主導体の側壁面がポリイミドに接
触することで発生する従来のマイグレーションおよびコ
ロージョンは、本発明によって確実に防止される。
Therefore, the conventional migration and corrosion caused by the contact of the side wall surface of the main conductor with the polyimide are surely prevented by the present invention.

【0019】[0019]

【実施例】図1は本発明の実施例による積層配線の形成
方法と回路基板の説明図であり、図1(a) 〜(d) は第1
の実施例における積層配線の形成方法と回路基板の説明
図、図1(e) 〜(j) は第2の実施例における積層配線の
形成方法と回路基板の説明図である。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is an explanatory view of a method for forming a laminated wiring and a circuit board according to an embodiment of the present invention, and FIGS.
1A to 1J are explanatory views of a method of forming a laminated wiring and a circuit board in a second embodiment.

【0020】図1(a) において、絶縁基板1の表面には
所望の配線パターンに対応する開口73を有するレジスト
層53を、通常の方法で例えば厚さ15μm 程度(形成しよ
うとする配線の厚さの約3倍程度)に形成する。
In FIG. 1 (a), a resist layer 53 having an opening 73 corresponding to a desired wiring pattern is formed on the surface of the insulating substrate 1 by a usual method, for example, to a thickness of about 15 μm (the thickness of the wiring to be formed). About 3 times the length).

【0021】次いで、図1(b) に示す如く、少なくとも
開口73の開口底面と左右の開口側壁面に被着する厚さ 8
00Å程度のCr 薄膜21を形成する。次いで、Cr 薄膜21
の上には図1(c) に示す如く、厚さ5μm 程度のCu 薄
膜33を形成し、Cu 薄膜33の上に厚さ 800Å程度のCr
薄膜42を形成したのち、レジスト層53を除去 (溶去) す
ると、レジスト層53の上に被着するCu 薄膜33とCr 薄
膜42はレジスト層53と共に除去 (リフトオフ) され、図
1(d) に示す如く基板1の表面には、Cu 薄膜33からパ
ターン形成した銅の主導体63a の左右両側壁面と下面と
に、Cr 薄膜21からパターン形成した保護層63b が被着
し、主導体63a の上面にはCr 薄膜42からパターン形成
した保護層63c が被着する積層配線63が完成する。
Next, as shown in FIG. 1 (b), a thickness of at least 8 is applied to the bottom surface of the opening 73 and the side wall surfaces of the left and right openings.
A Cr thin film 21 of about 00Å is formed. Then, the Cr thin film 21
As shown in FIG. 1 (c), a Cu thin film 33 with a thickness of about 5 μm is formed on the upper surface of the Cu thin film 33.
When the resist layer 53 is removed (eliminated) after the thin film 42 is formed, the Cu thin film 33 and the Cr thin film 42 deposited on the resist layer 53 are removed (lifted off) together with the resist layer 53, as shown in FIG. As shown in FIG. 3, on the surface of the substrate 1, a protective layer 63b patterned from the Cr thin film 21 is adhered to the left and right side wall surfaces and the lower surface of the copper main conductor 63a patterned from the Cu thin film 33. The laminated wiring 63 on which the protective layer 63c patterned from the Cr thin film 42 is adhered is completed on the upper surface.

【0022】なお、前記実施例において、開口73の側壁
面に被着させる必要があるCr 薄膜21は斜めスパッタリ
ングにて形成し、Cu 薄膜33とCr 薄膜42は斜めスパッ
タリングまたは垂直スパッタリングまたは蒸着によって
形成する。
In the above embodiment, the Cr thin film 21 which needs to be deposited on the side wall surface of the opening 73 is formed by oblique sputtering, and the Cu thin film 33 and the Cr thin film 42 are formed by oblique sputtering, vertical sputtering or vapor deposition. To do.

【0023】図1(e) において、絶縁基板1の表面には
所望の配線パターンに対応する開口73を有するレジスト
層53を、通常の方法で例えば厚さ15μm 程度(形成しよ
うとする配線の厚さの約3倍程度)に形成したのち、図
1(f) に示す如く開口73の開口壁に被着しないように、
レジスト層53の上に厚さ 800Å程度のCr 薄膜21と厚さ
5μm 程度のCu 薄膜33を形成する。
In FIG. 1 (e), a resist layer 53 having an opening 73 corresponding to a desired wiring pattern is formed on the surface of the insulating substrate 1 by a conventional method, for example, with a thickness of about 15 μm (the thickness of the wiring to be formed is (Approx. 3 times the height), and then, as shown in FIG. 1 (f), so as not to adhere to the opening wall of the opening 73,
A Cr thin film 21 having a thickness of about 800 Å and a Cu thin film 33 having a thickness of about 5 μm are formed on the resist layer 53.

【0024】次いで、レジスト層53を除去 (溶去) する
と図4(g) に示す如く、絶縁基板1の表面には、Cr に
Cu が積層された2層体8が形成される。そこで、図1
(h) に示す如く、2層体8の左右両側壁面が露呈するレ
ジスト層54、例えば2層体8の側壁面との間に5μm 程
度の間隙を作る開口を有するレジスト層54を形成したの
ち、図1(i) に示す如く、少なくとも2層体8の側壁面
に被着するCr 薄膜43を、例えば厚さ 800Å程度に形成
する。
Next, when the resist layer 53 is removed (eliminated), a two-layer body 8 in which Cu is stacked on Cr is formed on the surface of the insulating substrate 1 as shown in FIG. 4 (g). Therefore, in FIG.
As shown in (h), after forming the resist layer 54 in which the left and right side wall surfaces of the two-layer body 8 are exposed, for example, the resist layer 54 having an opening for forming a gap of about 5 μm between the side wall surface of the two-layer body 8 is formed. As shown in FIG. 1 (i), a Cr thin film 43 deposited on at least the side wall surface of the two-layer body 8 is formed to have a thickness of, for example, about 800 Å.

【0025】次いで、レジスト層54を除去 (溶去) する
と図4(j) に示す如く、絶縁基板1の表面には、Cu 薄
膜33からパターン形成した銅の主導体64a の下面にCr
薄膜21からパターン形成した保護層64b が被着し、主導
体64a の上面と左右両側壁面とにはCr 薄膜43からパタ
ーン形成した保護層64c が被着する積層配線64が完成す
る。
Next, when the resist layer 54 is removed (eliminated), as shown in FIG. 4 (j), on the surface of the insulating substrate 1, Cr is formed on the lower surface of the copper main conductor 64a patterned from the Cu thin film 33.
A protective layer 64b patterned from the thin film 21 is deposited, and a laminated wiring 64 in which a protective layer 64c patterned from the Cr thin film 43 is deposited on the upper surface of the main conductor 64a and the left and right side wall surfaces is completed.

【0026】なお、前記実施例において、Cr 薄膜43は
斜めスパッタリングにて形成し、Cr 薄膜21とCu 薄膜
33は、垂直スパッタリングまたは開口側壁面に被着しな
い斜めスパッタリングまたは蒸着によって形成する。
In the above embodiment, the Cr thin film 43 is formed by oblique sputtering, and the Cr thin film 21 and the Cu thin film are formed.
33 is formed by vertical sputtering or oblique sputtering or vapor deposition that does not adhere to the side wall surface of the opening.

【0027】図2は斜めスパッタリングの説明図、図3
は斜めスパッタリングにより形成した薄膜の拡大断面図
である。図2において、81はターゲット, 82,83 はター
ゲット81よりレジスト層53の開口73に向けて出射する金
属粒の飛び出し方向を示す矢印, 1はターゲット81との
間隔をL1 とした絶縁基板,1′はターゲット81との間
隔をL2 とした絶縁基板,θ1 は矢印82の角度 (金属粒
出射角度),θ2 は矢印83の角度 (金属粒出射角度) であ
る。
FIG. 2 is an explanatory view of oblique sputtering, and FIG.
FIG. 4 is an enlarged cross-sectional view of a thin film formed by oblique sputtering. In FIG. 2, reference numeral 81 is a target, 82 and 83 are arrows indicating the direction in which metal particles are ejected from the target 81 toward the opening 73 of the resist layer 53, 1 is an insulating substrate in which the distance from the target 81 is L 1 . 1 'is an insulating substrate in which the distance between the target 81 and L 2, theta 1 is an angle of the arrow 82 (metal particle emission angle), the theta 2 is the angle (metal particle emission angle) of the arrow 83.

【0028】そして、斜めスパッタリング装置、例えば
ターゲットの上方に位置する基板1の公転半径が25cm,
基板1の公転軸に中心が一致する円板状ターゲットの直
径が20cmである斜めスパッタリング装置において、ター
ゲット81と絶縁基板1との間隔L1 を15cmとしたとき、
金属粒出射角度θ1 は15〜90度程度となり、開口73の側
壁面には、図3(a) に示す如く薄膜21が形成される。
Then, an oblique sputtering apparatus, for example, a substrate 1 located above the target has a revolution radius of 25 cm,
In an oblique sputtering apparatus in which the diameter of the disk-shaped target whose center coincides with the revolution axis of the substrate 1 is 20 cm, when the distance L 1 between the target 81 and the insulating substrate 1 is 15 cm,
The metal particle emission angle θ 1 is about 15 to 90 degrees, and the thin film 21 is formed on the side wall surface of the opening 73 as shown in FIG.

【0029】しかし、前記斜めスパッタリング装置にお
いて、ターゲット81と絶縁基板1′との間隔L2 を40cm
としたとき、金属粒出射角度θ2 は40〜90度程度とな
り、開口73の側壁面には図3(b) に示す如く薄膜21が殆
ど形成されないようになる。
However, in the oblique sputtering apparatus, the distance L 2 between the target 81 and the insulating substrate 1'is 40 cm.
Then, the metal particle emission angle θ 2 becomes about 40 to 90 degrees, and the thin film 21 is hardly formed on the side wall surface of the opening 73 as shown in FIG. 3B.

【0030】従って、前記斜めスパッタリング装置は、
ターゲット81と絶縁基板との間隔を変えることで、装置
本来の斜めスパッタリングとして使用すると共に、殆ど
垂直スパッタリングに近い斜めスパッタリングとしても
使用できる。
Therefore, the oblique sputtering apparatus is
By changing the distance between the target 81 and the insulating substrate, it can be used not only as the original oblique sputtering of the apparatus but also as oblique sputtering which is almost close to vertical sputtering.

【0031】薄膜多層回路基板において配線の主導体に
は、銅(Cu)・金(Au)・銀(Ag)・アルミニウム(Al)を主成
分としたものが用いられており、それらのマイグレーシ
ョンおよびコロージョンに対する保護用金属としては、
クロム(Cr)・チタン(Ti)・ジルコニウム(Zr)・ハフニウ
ム(Hf)・ニッケル(Ni)・コバルト(Co)・プラチナ(Pt)・
金(Au)・パラジウム(Pd)を主成分としたものが使用され
ている。
In the thin-film multi-layer circuit board, the main conductor of the wiring is mainly composed of copper (Cu), gold (Au), silver (Ag), and aluminum (Al). As a protective metal against corrosion,
Chromium (Cr), titanium (Ti), zirconium (Zr), hafnium (Hf), nickel (Ni), cobalt (Co), platinum (Pt),
Gold (Au) / palladium (Pd) -based materials are used.

【0032】そして、本発明の前記実施例は、主導体に
銅を使用しその保護用金属にクロムを使用しているが、
本発明はかかる実施例に限定されることなく、前記金等
を主導体とし、前記チタン等を保護用金属に使用した積
層配線に適用されることは、前記本発明の実施例から明
白である。
In the above embodiment of the present invention, copper is used for the main conductor and chromium is used for the protective metal,
It is apparent from the embodiments of the present invention that the present invention is not limited to such embodiments and is applied to a laminated wiring using the gold or the like as a main conductor and the titanium or the like as a protective metal. .

【0033】[0033]

【発明の効果】以上説明したように本発明によれば、配
線の主導体のマイグレーションおよびコロージョンが確
実に防止され、薄膜回路基板の信頼性・寿命が向上す
る。
As described above, according to the present invention, the migration and corrosion of the main conductor of the wiring are surely prevented, and the reliability and life of the thin film circuit board are improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】 本発明の実施例による積層配線の形成方法と
回路基板の説明図
FIG. 1 is an explanatory diagram of a method of forming a laminated wiring and a circuit board according to an embodiment of the present invention.

【図2】 斜めスパッタリングの説明図FIG. 2 is an explanatory view of oblique sputtering.

【図3】 斜めスパッタリングにより形成した薄膜の拡
大断面図
FIG. 3 is an enlarged cross-sectional view of a thin film formed by oblique sputtering.

【図4】 従来の積層配線とその製造方法の説明図FIG. 4 is an explanatory view of a conventional laminated wiring and its manufacturing method.

【符号の説明】[Explanation of symbols]

1 基板 8 2層体 21 第1の主導体保護用金属薄膜 33 主導体薄膜 42,43 第2の主導体保護用金属薄膜 53,54 レジスト層 63,64 積層配線 63a,64a 主導体 63b,63c,64b,64c 主導体保護層 1 substrate 8 two-layer body 21 first main conductor protective metal thin film 33 main conductor thin film 42,43 second main conductor protective metal thin film 53,54 resist layer 63,64 laminated wiring 63a, 64a main conductor 63b, 63c , 64b, 64c Main conductor protection layer

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】 基板の表面には配線パターンに対応する
開口を有するレジスト層を形成し、 少なくとも該開口の側壁面と底面とに被着する第1の主
導体保護用金属薄膜を形成し、 該第1の主導体保護用金属薄膜の上に主導体薄膜を形成
し、 該主導体薄膜の上に第2の主導体保護用金属薄膜を形成
し、 該レジスト層上の該主導体薄膜および該第2の主導体保
護用金属薄膜を、該レジスト層と共に除去すること、 を特徴とする積層配線の形成方法。
1. A resist layer having an opening corresponding to a wiring pattern is formed on a surface of a substrate, and a first main conductor protecting metal thin film is formed to adhere to at least a side wall surface and a bottom surface of the opening, A main conductor thin film is formed on the first main conductor protecting metal thin film, a second main conductor protecting metal thin film is formed on the main conductor thin film, and the main conductor thin film on the resist layer and Removing the second main conductor protecting metal thin film together with the resist layer.
【請求項2】 請求項1の積層配線の形成方法におい
て、 前記第1の主導体保護用金属薄膜を第1の斜めスパッタ
リングで形成し、 前記主導体薄膜および第2の主導体保護用金属薄膜を、
該第1の斜めスパッタリングよりターゲットと前記基板
との間隔が離れた第2の斜めスパッタリングにて形成す
ること、 を特徴とする積層配線の形成方法。
2. The method for forming a laminated wiring according to claim 1, wherein the first main conductor protecting metal thin film is formed by first oblique sputtering, and the main conductor thin film and the second main conductor protecting metal thin film. To
A method for forming a laminated wiring, comprising: forming by a second oblique sputtering in which a distance between the target and the substrate is larger than that in the first oblique sputtering.
【請求項3】 基板の表面には配線パターンに対応する
開口を有する第1のレジスト層を形成し、 少なくとも該第1のレジスト層の開口内において底部の
みに被着する第1の主導体保護用金属薄膜を形成し、 該第1の主導体保護用金属薄膜の上に主導体薄膜を形成
し、 該第1のレジスト層の上に被着する該第1の主導体保護
用金属薄膜と該主導体薄膜を該第1のレジスト層と共に
除去して、該第1の主導体保護用金属薄膜からの形成パ
ターンに該主導体薄膜からの形成パターンが積層された
2層体を形成し、 該2層体の側壁面が露呈する開口を有する第2のレジス
ト層を該基板の表面に形成し、 少なくとも該2層体の上面と側壁面とに被着する第2の
主導体保護用金属薄膜を形成し、 該第2のレジスト層の上に被着する該第2の主導体保護
用金属薄膜を該第2のレジスト層と共に除去すること、 を特徴とする積層配線の形成方法。
3. A first main conductor protection formed by forming a first resist layer having an opening corresponding to a wiring pattern on a surface of a substrate, and depositing only a bottom portion at least in the opening of the first resist layer. A metal thin film for protection, a main conductive thin film is formed on the first metal thin film for protecting the main conductor, and the first metal thin film for protecting main conductor is deposited on the first resist layer; The main conductor thin film is removed together with the first resist layer to form a two-layer body in which the formation pattern of the first main conductor protection metal thin film is laminated with the formation pattern of the main conductor thin film, A second main conductor protection metal which is formed on the surface of the substrate with a second resist layer having an opening exposing the side wall surface of the two-layer body, and is adhered to at least the upper surface and side wall surface of the two-layer body. Forming a thin film and protecting the second main conductor deposited on the second resist layer And removing the metal thin film for use with the second resist layer.
【請求項4】 請求項3記載の積層配線の形成方法にお
いて、 前記第1の主導体保護用金属薄膜を、請求項2記載の第
2の斜めスパッタリングにて形成すること、 を特徴とする積層配線の形成方法。
4. The laminated wiring forming method according to claim 3, wherein the first main conductor protecting metal thin film is formed by the second oblique sputtering according to claim 2. Wiring formation method.
【請求項5】 請求項1または3記載の積層配線の形成
方法において、 前記第1の主導体保護用金属薄膜と第2の主導体保護用
金属薄膜とにクロムを使用し、 前記主導体薄膜に銅を使用すること、 を特徴とする積層配線の形成方法。
5. The method of forming a laminated wiring according to claim 1, wherein chromium is used for the first main conductor protecting metal thin film and the second main conductor protecting metal thin film, and the main conductor thin film is used. A method of forming a laminated wiring, characterized in that copper is used for.
【請求項6】 基板上に形成された積層配線が、薄膜よ
りパターン形成した断面角形の主導体の下面と上面と左
右の両側壁面に、該主導体の保護用金属膜を被着してな
ること、 を特徴とする回路基板。
6. A laminated wiring formed on a substrate, wherein a protective metal film for the main conductor is deposited on the lower and upper surfaces of a rectangular-shaped main conductor patterned in a thin film, and both left and right wall surfaces of the main conductor. A circuit board characterized by:
【請求項7】 請求項6記載の回路基板において、前記
主導体の保護用金属膜が、前記主導体の下面と左右の両
側壁面とに被着する第1の金属膜と、該主導体の上面に
被着する第2の金属膜からなること、 を特徴とする回路基板。
7. The circuit board according to claim 6, wherein the protective metal film of the main conductor is adhered to a lower surface of the main conductor and both left and right wall surfaces of the main conductor, and the main conductor of the main conductor. A circuit board comprising a second metal film deposited on the upper surface.
【請求項8】 請求項6記載の回路基板において、前記
主導体の保護用金属膜が、前記主導体の下面に被着する
第1の金属膜と、該主導体の上面と左右の両側壁面とに
被着する第2の金属膜からなること、 を特徴とする回路基板。
8. The circuit board according to claim 6, wherein the protective metal film of the main conductor has a first metal film attached to a lower surface of the main conductor, and upper and left side wall surfaces of the main conductor. A circuit board comprising a second metal film adhered to and.
JP24529694A 1994-10-11 1994-10-11 Forming method for laminated wiring, and circuit board Withdrawn JPH08111414A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24529694A JPH08111414A (en) 1994-10-11 1994-10-11 Forming method for laminated wiring, and circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24529694A JPH08111414A (en) 1994-10-11 1994-10-11 Forming method for laminated wiring, and circuit board

Publications (1)

Publication Number Publication Date
JPH08111414A true JPH08111414A (en) 1996-04-30

Family

ID=17131564

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24529694A Withdrawn JPH08111414A (en) 1994-10-11 1994-10-11 Forming method for laminated wiring, and circuit board

Country Status (1)

Country Link
JP (1) JPH08111414A (en)

Similar Documents

Publication Publication Date Title
US6803528B1 (en) Multi-layer double-sided wiring board and method of fabricating the same
JP3817463B2 (en) Manufacturing method of multilayer wiring board
TWI251920B (en) Circuit barrier structure of semiconductor package substrate and method for fabricating the same
JP2003017366A (en) Thin film capacitor element and its manufacturing method
JPH08111414A (en) Forming method for laminated wiring, and circuit board
JPH0513933A (en) Conductor pattern of printed wiring board and formation thereof
JP3144596B2 (en) Thin film electronic component and method of manufacturing the same
JPS6260662A (en) Manufacture of thermal heads
JPH05235510A (en) Forming method for thin film pattern
JPS58501649A (en) Electronic thin film circuit and its manufacturing method
JP2616063B2 (en) Manufacturing method of bump electrode
WO2001035704A1 (en) Multi-layer double-sided wiring board and method of fabricating the same
JP2530008B2 (en) Wiring board manufacturing method
JPH08250858A (en) Circuit board
JP2000500293A (en) Electrical element mountable on surface of printed circuit board and method of manufacturing such electrical element
JP2001196252A (en) Manufacturing method of electronic device
JPH0794308A (en) Multilayer resistance module
JP2825050B2 (en) Multilayer wiring board
JP3375144B2 (en) Method for manufacturing multilayer wiring board
JPH0621651A (en) Multilayer wiring circuit board and its manufacture
JPH08288102A (en) Electronic component and its manufacture
JPH0744336B2 (en) Circuit board manufacturing method
JPH02106992A (en) Thin-film resistor circuit board and manufacture thereof
JPH02228092A (en) Manufacture of double sided wiring substrate
JPH10190198A (en) Manufacture of printed wiring board

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20020115