JPH0756908B2 - Electronic circuit device - Google Patents

Electronic circuit device

Info

Publication number
JPH0756908B2
JPH0756908B2 JP2220857A JP22085790A JPH0756908B2 JP H0756908 B2 JPH0756908 B2 JP H0756908B2 JP 2220857 A JP2220857 A JP 2220857A JP 22085790 A JP22085790 A JP 22085790A JP H0756908 B2 JPH0756908 B2 JP H0756908B2
Authority
JP
Japan
Prior art keywords
board
circuit device
pad
insertion board
electronic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2220857A
Other languages
Japanese (ja)
Other versions
JPH04102384A (en
Inventor
崇司 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP2220857A priority Critical patent/JPH0756908B2/en
Publication of JPH04102384A publication Critical patent/JPH04102384A/en
Publication of JPH0756908B2 publication Critical patent/JPH0756908B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other

Landscapes

  • Combinations Of Printed Boards (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Description

【発明の詳細な説明】 (イ) 産業上の利用分野 この発明は、マザー基板に集積回路装置(IC)を実装し
た電子回路装置に関し、詳しく言えば、その後発的な不
要輻射対策、ノイズ対策に関する。
TECHNICAL FIELD The present invention relates to an electronic circuit device in which an integrated circuit device (IC) is mounted on a mother substrate, and more specifically, measures against unnecessary radiation and noise that occur subsequently. Regarding

(ロ) 従来の技術 従来、マザー基板にICを実装した電子回路装置におい
て、設計時には予想できなかった不要輻射や外来ノイズ
の影響が生じることがある。このような場合に、マザー
基板に変更を加えることなく、暫定的に対処する方法と
して、第6図に示すように追加基板31が用いられる。追
加基板31上には、例えばRCフィルタ回路が構成され、ワ
イヤ32を用いて、IC11のリード12(又はマザー基板13の
パッド14)と電気的に接続される。
(B) Conventional technology Conventionally, in an electronic circuit device in which an IC is mounted on a mother board, undesired radiation or external noise may occur, which could not be predicted at the time of design. In such a case, an additional board 31 is used as shown in FIG. 6 as a method of temporarily dealing with the change without changing the mother board. An RC filter circuit, for example, is formed on the additional substrate 31, and is electrically connected to the lead 12 of the IC 11 (or the pad 14 of the mother substrate 13) using the wire 32.

(ハ) 発明が解決しようとする課題 上記従来の電子回路装置においては、追加基板31とIC11
のリード12等を、1本ずつワイヤ32をはんだ付けして接
続するため手間がかかり、またワイヤの切れなどによ
り、信頼性が低下する問題点があった。さらにワイヤ32
をひきまわすなどのためラインノイズが多くなる問題点
もあった。
(C) Problems to be Solved by the Invention In the conventional electronic circuit device described above, the additional substrate 31 and the IC 11 are provided.
There is a problem that the leads 12 and the like are connected to each other by soldering the wires 32 one by one, and it is troublesome and the reliability is lowered due to the breakage of the wires. More wire 32
There is also a problem that the line noise increases due to the fact that the line noise is distorted.

この発明は、上記に鑑みなされたもので、基板の追加が
容易で、信頼性の高い電子回路装置の提供を目的として
いる。
The present invention has been made in view of the above, and an object thereof is to provide a highly reliable electronic circuit device in which a substrate can be easily added.

(ニ) 課題を解決するための手段及び作用 上記課題を解決するため、この発明の電子回路装置は、
挿入基板表面に、実装する集積回路装置のリードに対応
するパッドを設け、このパッドに集積回路装置のリード
を接続して集積回路装置を実装し、挿入基板裏面に、パ
ッドに対応する接続部を設け、各対応のパッドと接続部
が挿入基板の表裏にわたると共に回路素子を設けた配線
パターンによって接続された挿入回路を挿入基板に形成
し、接続部に実装部品を取付け、この実装部品をマザー
基板上の対応パッドに電気的に接続することにより挿入
基板をマザー基板に実装してなるものである。
(D) Means and Actions for Solving the Problems In order to solve the above problems, the electronic circuit device of the present invention is
A pad corresponding to the lead of the integrated circuit device to be mounted is provided on the front surface of the insertion board, the lead of the integrated circuit device is connected to this pad to mount the integrated circuit device, and a connection portion corresponding to the pad is provided on the back surface of the insertion board. An insertion circuit is provided on the insertion board, in which the corresponding pads and connection parts extend over the front and back of the insertion board and are connected by a wiring pattern with circuit elements, and mounting components are attached to the connection parts. The insertion board is mounted on the mother board by electrically connecting to the corresponding pads above.

この電子回路装置では、ICとマザー基板との間に挿入基
板が追加されており、ICのリードと挿入基板上のパッ
ド、及び挿入基板裏面の接続部に取付けられた実装部品
とマザー基板のパッドとはリフローはんだ付けや、導電
性接着剤が適用できるから、自動化が容易で作業の手間
が省け、また断線の危険性も少なくなる。さらに、従来
のようにワイヤをひきまわす必要もないので、ラインノ
イズをひろいにくく構成することが容易となる。
In this electronic circuit device, an insertion board is added between the IC and the mother board, and the leads of the IC and the pads on the insertion board, and the mounted components and the pads on the mother board attached to the connection parts on the back surface of the insertion board. Since reflow soldering or conductive adhesive can be applied, automation is easy and labor is saved, and the risk of disconnection is reduced. Further, since it is not necessary to twist the wire as in the conventional case, it is easy to form the line noise less easily.

(ホ)実施例 この発明の一実施例を、第1図乃至第5図に基づいて以
下に説明する。
(E) Embodiment An embodiment of the present invention will be described below with reference to FIGS. 1 to 5.

この実施例は、本発明をQFP(Quad Flat Package)のIC
11の実装に適用したものであり、挿入基板1上には、挿
入回路としてRCフィルタ回路を構成している。
In this embodiment, the present invention is applied to a QFP (Quad Flat Package) IC.
This is applied to the mounting of 11, and an RC filter circuit is configured as an insertion circuit on the insertion board 1.

第1図は、この実施例に係る電子回路装置の縦断面図、
第3図(a)、第3図(b)は、挿入基板1の表面1a、
裏面1bの要部を示す図である。挿入基板1は、例えばセ
ラミックより構成され、表裏に貫通するスルーホール
2、…、2が穿設されている。
FIG. 1 is a vertical sectional view of an electronic circuit device according to this embodiment,
3 (a) and 3 (b) show the surface 1a of the insertion substrate 1,
It is a figure which shows the principal part of the back surface 1b. The insertion board 1 is made of, for example, ceramic, and has through holes 2, ...

挿入基板表面1aには、IC11のリード12と同様の配列でパ
ッド3、…、3が形成される。また、表面1aから裏面1b
にかけて、スルーホール2を通して配線パターン5が形
成され、裏面1bにおいて、配線パターン5の接続部5a
は、やはりIC11の対応するリード12と同じ配列で配置さ
れる。
Pads 3, ..., 3 are formed on the surface 1a of the insertion substrate in the same arrangement as the leads 12 of the IC 11. Also, from the front surface 1a to the back surface 1b
The wiring pattern 5 is formed through the through hole 2, and the connection portion 5a of the wiring pattern 5 is formed on the back surface 1b.
Are also arranged in the same arrangement as the corresponding leads 12 of IC11.

表面1aにおいて、パッド3と配線パターン5とは、抵抗
体4で結ばれる。この抵抗体4は、例えば、抵抗体ペー
ストをスクリーン印刷し、これを焼成して形成されるも
ので、その抵抗値はレーザトリミングにより調整され
る。もちろん、すべてのICリード12に対して、抵抗体4
を挿入する必要はなく、第3図(a)の場合では、GND
用のパッド3Gと配線パターン5Gとは、直接つなげてい
る。
The pad 3 and the wiring pattern 5 are connected by the resistor 4 on the front surface 1a. The resistor 4 is formed by, for example, screen-printing a resistor paste and firing it, and its resistance value is adjusted by laser trimming. Of course, for all IC leads 12, resistor 4
It is not necessary to insert, and in the case of Fig. 3 (a), GND
The pad 3 G for wiring and the wiring pattern 5 G are directly connected.

挿入基板裏面1bにおいては、配線パターン5上に誘電体
6が成膜されている。また裏面1b中央部分には絶縁膜7
が形成されている。誘電体6、絶縁膜7上には、GNDパ
ターン8が形成されている。このGNDパターン8は、ス
ルーホール2Gを通して、前記配線パターン5Gに接続して
いる。また、GNDパターン8も接続部8aを有しており、
配線パターン5の接続部5aと共に配列を構成している。
誘電体6により、配線パターン5とGNDパターン8との
間にコンデンサ(C)が生じ、前記抵抗体4とでRCフィ
ルタ回路が構成される。絶縁膜7は、配線パターン5と
GNDパターン18との短絡を防止するためのものである。
A dielectric 6 is formed on the wiring pattern 5 on the back surface 1b of the insertion substrate. Also, the insulating film 7 is formed on the central portion of the back surface 1b.
Are formed. A GND pattern 8 is formed on the dielectric 6 and the insulating film 7. The GND pattern 8 through the through-holes 2 G, is connected to the wiring pattern 5 G. Further, the GND pattern 8 also has a connecting portion 8a,
An array is formed together with the connection portion 5a of the wiring pattern 5.
The dielectric 6 creates a capacitor (C) between the wiring pattern 5 and the GND pattern 8, and the resistor 4 constitutes an RC filter circuit. The insulating film 7 and the wiring pattern 5
This is to prevent a short circuit with the GND pattern 18.

また、挿入基板裏面1bにおいて、配線パターン接続部5a
には、はんだ又は導電ペーストにより、角型面実装部品
10がマウントされる。この角型面実装部品10は、第2図
に示すようにアルミセラミック基板10aに、表面(導
電)パターン10b、裏面(導電)パターン10、側面電極1
0d、10eを形成したものである。
Further, on the back surface 1b of the insertion board, the wiring pattern connecting portion 5a
Solder or conductive paste for square surface mount components
10 is mounted. As shown in FIG. 2, the square surface mount component 10 includes an aluminum ceramic substrate 10a, a front surface (conductive) pattern 10b, a rear surface (conductive) pattern 10, and a side surface electrode 1.
Formed 0d and 10e.

この角型面実装部品10は、またマザー基板13上のパッド
14にはんだ付けされる。従ってICリード12は、パッド
3、抵抗体4、配線パターン5、角型面実装部品10の経
路で、マザー基板13上のパッド14に導通することとな
る。
This square type surface mount component 10 is also a pad on the mother board 13.
Soldered to 14. Therefore, the IC lead 12 is electrically connected to the pad 14 on the mother board 13 along the path of the pad 3, the resistor 4, the wiring pattern 5, and the square surface mount component 10.

角型面実装部品10を用いるのは、挿入基板裏面1bに、誘
電体6、GNDパターン8等が形成されるため、挿入基板
1をマザー基板13に対して若干浮かして実装する必要が
あるからである。なお、角型面実装部品1に代えて、金
属チップ等を使用することもでき、適宜変更可能であ
る。
The square surface mount component 10 is used because the dielectric 6, the GND pattern 8 and the like are formed on the back surface 1b of the insertion board, and therefore the insertion board 1 needs to be mounted slightly floating with respect to the mother board 13. Is. A metal chip or the like can be used instead of the square surface mount component 1, and can be appropriately changed.

また、スルーホール2を適用しているのは、挿入基板1
上で、抵抗体4及び誘電体6を形成するスペースを得る
ためである。RCフィルタが必要でないICリード12につい
ては、挿入基板1の側面1cに側面電極を形成し、パッド
3と角型面実装部品10を導通させることも可能である。
The through-hole 2 is applied to the insertion board 1
This is to obtain a space for forming the resistor 4 and the dielectric 6 above. For the IC lead 12 that does not require the RC filter, it is possible to form a side surface electrode on the side surface 1c of the insertion substrate 1 to electrically connect the pad 3 and the square surface mount component 10.

さらに、挿入基板表面1aに誘電体を、裏面1bに抵抗体を
それぞれ形成することも可能であり、表面1a又は裏面1b
のいずれか一面に、抵抗体、誘電体の両者を形成するこ
とも可能である。
Further, it is also possible to form a dielectric on the front surface 1a of the insertion substrate and a resistor on the rear surface 1b, respectively.
It is also possible to form both a resistor and a dielectric on either one of the above.

第4図(a)〜(d)は、それぞれ順に実施例電子回路
装置の組み立て工程を順に説明する図である。まず、挿
入基板1を反転し、接続部5a、8a上に、導電ペースト
(又は高融点クリームはんだ)9aを印刷等の手段により
のせる〔第4図(a)参照〕。次に接続部5a、8a上に角
型面実装部品10をマウントし、導電ペースト9aをキュア
(又は高融点クリームはんだをリフロー)する〔第4図
(b)参照〕。
FIGS. 4 (a) to 4 (d) are views for sequentially explaining the assembling process of the electronic circuit device of the embodiment. First, the insertion substrate 1 is turned over, and the conductive paste (or high melting point cream solder) 9a is placed on the connecting portions 5a and 8a by means such as printing [see FIG. 4 (a)]. Next, the square surface mount component 10 is mounted on the connecting portions 5a and 8a, and the conductive paste 9a is cured (or the high melting point cream solder is reflowed) [see FIG. 4 (b)].

次に、挿入基板1を元に戻し、パッド3上にクリームは
んだ9bを印刷等の手段でのせる〔第4図(c)参照〕。
そして、IC11をマウントし、リフローにより、リード12
をパッド3にはんだ付けする。
Next, the insertion board 1 is returned to the original position, and the cream solder 9b is placed on the pad 3 by means of printing or the like [see FIG. 4 (c)].
Then mount IC11 and reflow to lead 12
To the pad 3.

さらに、マザー基板13のパッド14上にクリームはんだ9c
を印刷し、角型面実装部品10がパッド14上に位置するよ
うに挿入基板1をマウントし、リフローして、角型面実
装部品10をパッド14にはんだ付けする。
Furthermore, cream solder 9c is placed on the pad 14 of the mother board 13.
Is printed, the insertion substrate 1 is mounted so that the square surface mount component 10 is located on the pad 14, and reflowing is performed to solder the square surface mount component 10 to the pad 14.

第5図(a)(b)は、変形例に係る挿入基板21を示し
ている。挿入基板21には、表面21aから裏面21bにかけ
て、スリーホール22を通して配線パターン25が形成され
ている。表面21aにおいて、配線パターン25の端部はパ
ッド25bとされ、裏面21bにおいて配線パターン25の端部
は接続部25aとされる。
FIGS. 5A and 5B show an insertion board 21 according to a modified example. A wiring pattern 25 is formed on the insertion board 21 through the three holes 22 from the front surface 21a to the back surface 21b. On the front surface 21a, the ends of the wiring pattern 25 are pads 25b, and on the back surface 21b, the ends of the wiring pattern 25 are connections 25a.

表面21aにおいて、配線パターン25は、2層のフェライ
ト層24a、24bに挟まれるようにしてシールドされてい
る。この挿入基板21も、先の挿入基板1と同様、角型面
実装部品10を接続部25aに取り付け、ICリード12をパッ
ド部25bにはんだ付けして、IC11を表面21aに取り付け、
角型面実装部品10をマザー基板13のパッド14にはんだ付
けする。
On the surface 21a, the wiring pattern 25 is shielded so as to be sandwiched between the two ferrite layers 24a and 24b. As with the insertion board 1, the insertion board 21 also has the rectangular surface mount component 10 attached to the connection portion 25a, the IC lead 12 soldered to the pad portion 25b, and the IC 11 attached to the surface 21a.
The square surface mount component 10 is soldered to the pad 14 of the mother board 13.

(ヘ) 発明の効果 以上説明したように、この発明の電子回路装置は、挿入
基板表面に、実装する集積回路装置のリードに対応する
パッドを設け、このパッドに集積回路装置のリードを接
続して集積回路装置を実装し、挿入基板裏面に、パッド
に対応する接続部を設け、各対応のパッドと接続部が挿
入基板の表裏にわたると共に回路素子を設けた配線パタ
ーンによって接続された挿入回路を挿入基板に形成し、
接続部に実装部品を取付け、この実装部品をマザー基板
上の対応パッドに電気的に接続することにより挿入基板
をマザー基板に実装してなるものであるから、挿入基板
の追加が容易で、信頼性の向上を図れる利点を有してい
る。また、ラインノイズに対して強くすることができる
利点も有している。
(F) Effect of the Invention As described above, the electronic circuit device of the present invention is provided with the pad corresponding to the lead of the integrated circuit device to be mounted on the surface of the insertion substrate, and the lead of the integrated circuit device is connected to this pad. The integrated circuit device is mounted by mounting the connection circuit on the back surface of the insertion board, and the corresponding pads and connection sections extend over the front and back of the insertion board, and the insertion circuit is connected by the wiring pattern with the circuit elements. Formed on the insertion board,
The insertion board is mounted on the mother board by attaching the mounting parts to the connection part and electrically connecting the mounting parts to the corresponding pads on the mother board. It has the advantage of improving the quality. It also has the advantage that it can be made stronger against line noise.

又、挿入基板が実装部品を介してマザー基板に実装され
ているので、挿入基板裏面とマザー基板との間に配線パ
ターンや回路素子(誘電体、抵抗体等)を形成すること
が可能なスペースができ、挿入基板の表裏を有効に利用
することができる。
In addition, since the insertion board is mounted on the mother board via mounting components, a space where a wiring pattern or circuit element (dielectric, resistor, etc.) can be formed between the rear surface of the insertion board and the mother board. Thus, the front and back of the insertion board can be effectively used.

【図面の簡単な説明】[Brief description of drawings]

第1図は、この発明の一実施例に係る電子回路装置の縦
断面図、第2図は、同電子回路装置の角型面実装部品の
拡大縦断面図、第3図(a)及び第3図(b)は、それ
ぞれ同電子回路装置の挿入基板の表面及び裏面の要部を
示す図、第4図(a)、第4図(b)、第4図(c)及
び第4図(d)は、それぞれ順に同電子回路装置の組み
立て工程を説明する図、第5図(a)は、変形例に係る
挿入基板の縦断面図、第5図(b)は、同挿入基板表面
の要部拡大斜視図、第6図は、従来の電子回路装置を説
明する図である。 1・21:挿入基板、3・14・25b:パッド、4:抵抗体、5
・25:配線パターン、6:誘電体、8:GNDパターン、10:角
型面実装部品、11:IC、12:リード、13:マザー基板、24a
・24b:フェライト層。
FIG. 1 is a vertical cross-sectional view of an electronic circuit device according to an embodiment of the present invention, FIG. 2 is an enlarged vertical cross-sectional view of a rectangular surface mount component of the electronic circuit device, FIG. 3 (a) and FIG. FIG. 3 (b) is a view showing the main part of the front surface and the back surface of the insertion board of the electronic circuit device, FIG. 4 (a), FIG. 4 (b), FIG. 4 (c) and FIG. 4 respectively. (D) is a figure which respectively explains the assembly process of the same electronic circuit device, Drawing 5 (a) is a longitudinal section of an insertion board concerning a modification, and Drawing 5 (b) is the insertion board surface. FIG. 6 is an enlarged perspective view of an essential part of FIG. 6, and is a view for explaining a conventional electronic circuit device. 1.21: Insertion board, 3.14, 25b: Pad, 4: Resistor, 5
・ 25: Wiring pattern, 6: Dielectric, 8: GND pattern, 10: Square type surface mount component, 11: IC, 12: Lead, 13: Mother board, 24a
・ 24b: Ferrite layer.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】挿入基板表面に、実装する集積回路装置の
リードに対応するパッドを設け、このパッドに集積回路
装置のリードを接続して集積回路装置を実装し、挿入基
板裏面に、パッドに対応する接続部を設け、各対応のパ
ッドと接続部が挿入基板の表裏にわたると共に回路素子
を設けた配線パターンによって接続された挿入回路を挿
入基板に形成し、接続部に実装部品を取付け、この実装
部品をマザー基板上の対応パッドに電気的に接続するこ
とにより挿入基板をマザー基板に実装してなることを特
徴とする電子回路装置。
1. A pad corresponding to a lead of an integrated circuit device to be mounted is provided on the front surface of the insertion board, the lead of the integrated circuit device is connected to the pad to mount the integrated circuit device, and the pad is provided on the back surface of the insertion board. A corresponding connecting part is provided, and the corresponding pad and connecting part extend over the front and back of the insertion board and an insertion circuit connected by a wiring pattern provided with circuit elements is formed on the insertion board, and mounting parts are attached to the connection part. An electronic circuit device characterized in that an insertion board is mounted on a mother board by electrically connecting mounted components to corresponding pads on the mother board.
JP2220857A 1990-08-21 1990-08-21 Electronic circuit device Expired - Fee Related JPH0756908B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2220857A JPH0756908B2 (en) 1990-08-21 1990-08-21 Electronic circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2220857A JPH0756908B2 (en) 1990-08-21 1990-08-21 Electronic circuit device

Publications (2)

Publication Number Publication Date
JPH04102384A JPH04102384A (en) 1992-04-03
JPH0756908B2 true JPH0756908B2 (en) 1995-06-14

Family

ID=16757634

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2220857A Expired - Fee Related JPH0756908B2 (en) 1990-08-21 1990-08-21 Electronic circuit device

Country Status (1)

Country Link
JP (1) JPH0756908B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05327170A (en) * 1992-05-19 1993-12-10 Nippon Avionics Co Ltd Mounting of component and printed-wiring board for terminal connection conversion use

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939964U (en) * 1982-09-09 1984-03-14 株式会社東芝 wiring board
JPS61205151U (en) * 1985-06-14 1986-12-24
JPH028167U (en) * 1988-06-28 1990-01-19
JPH0284368U (en) * 1988-12-17 1990-06-29

Also Published As

Publication number Publication date
JPH04102384A (en) 1992-04-03

Similar Documents

Publication Publication Date Title
JP3198661B2 (en) Dielectric resonator device and its mounting structure
JP2789406B2 (en) Circuit board
JPH0756908B2 (en) Electronic circuit device
JP3424685B2 (en) Electronic circuit device and method of manufacturing the same
JP2926902B2 (en) Printed wiring board
JP2715945B2 (en) Mounting structure of ball grid array package
US20040055782A1 (en) Surface-mounting type electronic circuit unit having no melting of solder attaching electric part thereto
JP2000174410A (en) Structure and method for mounting electronic component
JPH0666544B2 (en) Circuit board manufacturing method
JPH08191128A (en) Electronic device
JP2842013B2 (en) Hybrid integrated circuit device
JPH0742162U (en) Hybrid IC structure
JP2926956B2 (en) Printed board
JP2715957B2 (en) Hybrid integrated circuit device
JP2917537B2 (en) Mounting method of IC package for surface mounting
JPS60140786A (en) Mounting structure for chip type electronic part
JPS58105587A (en) Circuit board
JPH02305208A (en) Surface mount part
JPH0231794Y2 (en)
JPH0513011Y2 (en)
JPH08779Y2 (en) Multilayer printed board
JPH0710969U (en) Printed board
JPS60143618A (en) Electronic part
JPS61191095A (en) Circuit apparatus and manufacture thereof
JPH0629443A (en) Manufacture of hybrid integrated circuit

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees