JPH0746992Y2 - 通信機能内蔵型ｌｓｉ - Google Patents
通信機能内蔵型ｌｓｉInfo
- Publication number
- JPH0746992Y2 JPH0746992Y2 JP1990405387U JP40538790U JPH0746992Y2 JP H0746992 Y2 JPH0746992 Y2 JP H0746992Y2 JP 1990405387 U JP1990405387 U JP 1990405387U JP 40538790 U JP40538790 U JP 40538790U JP H0746992 Y2 JPH0746992 Y2 JP H0746992Y2
- Authority
- JP
- Japan
- Prior art keywords
- built
- lsi
- communication
- network
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000006854 communication Effects 0.000 title claims description 120
- 238000004891 communication Methods 0.000 title claims description 120
- 230000015654 memory Effects 0.000 claims description 57
- 230000006870 function Effects 0.000 claims description 40
- 239000010410 layer Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 2
- 230000007175 bidirectional communication Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Landscapes
- Microcomputers (AREA)
- Computer And Data Communications (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990405387U JPH0746992Y2 (ja) | 1990-12-28 | 1990-12-28 | 通信機能内蔵型ｌｓｉ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990405387U JPH0746992Y2 (ja) | 1990-12-28 | 1990-12-28 | 通信機能内蔵型ｌｓｉ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0492842U JPH0492842U (enrdf_load_stackoverflow) | 1992-08-12 |
| JPH0746992Y2 true JPH0746992Y2 (ja) | 1995-10-25 |
Family
ID=31882817
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990405387U Expired - Lifetime JPH0746992Y2 (ja) | 1990-12-28 | 1990-12-28 | 通信機能内蔵型ｌｓｉ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0746992Y2 (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6936833B2 (en) | 2000-08-28 | 2005-08-30 | Nec Electronics Corporation | Semiconductor device package having a switcher connecting plural processing elements |
-
1990
- 1990-12-28 JP JP1990405387U patent/JPH0746992Y2/ja not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6936833B2 (en) | 2000-08-28 | 2005-08-30 | Nec Electronics Corporation | Semiconductor device package having a switcher connecting plural processing elements |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0492842U (enrdf_load_stackoverflow) | 1992-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100489809C (zh) | 适合向多处理器提供专用或共享存储器的存储器及其方法 | |
| JP2004529581A5 (enrdf_load_stackoverflow) | ||
| CN101739241A (zh) | 一种片上多核dsp簇和应用扩展方法 | |
| JPH04294441A (ja) | マイクロプロセッサを備えた処理装置間のインターフェイス用回路装置 | |
| CN103365795A (zh) | 分布式重排序缓冲器 | |
| US5155807A (en) | Multi-processor communications channel utilizing random access/sequential access memories | |
| JPH01320564A (ja) | 並列処理装置 | |
| CN100401279C (zh) | 支持包处理的可配置的多端口多协议网络接口 | |
| JPH0746992Y2 (ja) | 通信機能内蔵型ｌｓｉ | |
| JP2938711B2 (ja) | 並列計算機 | |
| CA2234635C (en) | Method and device for exchanging data | |
| US6256696B1 (en) | Information processing system comprising at least two processors | |
| CN101355523B (zh) | 一种数据传输控制方法与系统 | |
| JPS6024980B2 (ja) | マイクロコンピユ−タ | |
| JPH0471060A (ja) | 半導体集積回路 | |
| JPS5839360A (ja) | メモリ−アクセス方式 | |
| JPH01291343A (ja) | メモリ管理装置 | |
| JPS6132162A (ja) | 情報転送の競合防止回路 | |
| JPH07271654A (ja) | コントローラ | |
| KR0145541B1 (ko) | 디지탈 이동통신 교환기에서 대 용량 프로세서간 통신보드의 예비용 노드 이용방법 | |
| JPH04258886A (ja) | メモリ回路 | |
| JPS6029139B2 (ja) | 処理装置間結合方式 | |
| JPH07175768A (ja) | デュアルｃｐｕシステム | |
| EP1459191B1 (en) | Communication bus system | |
| JP3548948B2 (ja) | クロスバスイッチ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19960416 |