JPH07202434A - Production of multilayer printed wiring board - Google Patents

Production of multilayer printed wiring board

Info

Publication number
JPH07202434A
JPH07202434A JP33629693A JP33629693A JPH07202434A JP H07202434 A JPH07202434 A JP H07202434A JP 33629693 A JP33629693 A JP 33629693A JP 33629693 A JP33629693 A JP 33629693A JP H07202434 A JPH07202434 A JP H07202434A
Authority
JP
Japan
Prior art keywords
outer layer
multilayer printed
wiring board
printed wiring
layer material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP33629693A
Other languages
Japanese (ja)
Other versions
JP2581433B2 (en
Inventor
Keiko Ikawa
圭子 伊川
Masao Ishibashi
正朗 石橋
Shinichi Oba
進一 大場
Seiichi Inoue
誠一 井上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP33629693A priority Critical patent/JP2581433B2/en
Publication of JPH07202434A publication Critical patent/JPH07202434A/en
Application granted granted Critical
Publication of JP2581433B2 publication Critical patent/JP2581433B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

PURPOSE:To form a blind via hole in which the plating thickness of outer layer is minimized while preventing layer exfoliation. CONSTITUTION:A through hole 2 is made previously through the outer layer material, i.e., a copper clad laminate 1, of a multilayer printed wiring board and a wiring pattern 3 is formed on the inner layer surface side. A dry film resist 18 is laminated on the inner layer surface of the outer layer material and exposed with scattering light from the outer layer surface side thus exposing the dry film resist 18 only at the through hole 2 part. It is then developed and an inner layer material 8, previously applied with an arbitrary wiring pattern, is laminated on the outer layer material 6 through a glass cloth 7 impregnated with a thermosetting semicured resin before hot press. The through hole of the multilayer printed wiring board is then processed and plasma processing is effected in order to remove the dry film resist 18 left on the inner layer face side of the outer layer material 6 before a copper plating layer is applied. Finally, a wiring pattern is formed on the surface of outermost layer thus producing a multilayer printed wiring board having a blind via hole.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、多層印刷配線板の製造
方法に関し、特に表面実装に好適なブラインドバイアホ
ールを有する多層印刷配線板の製造方法に関するもので
ある。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a multilayer printed wiring board, and more particularly to a method for manufacturing a multilayer printed wiring board having a blind via hole suitable for surface mounting.

【0002】[0002]

【従来の技術】昨今、多層印刷配線板の更なる高密度化
に伴い、図9に示すような未貫通構造のブラインドバイ
アホール13を有する多層印刷配線板が実用化されてき
た。ブラインドバイアホール13は多層印刷配線板の内
層の配線面を貫通しないので、内層に収容する配線の自
由度が大きく、配線数も増加する。このブラインドバイ
アホールの製造方法としては積層された多層印刷配線板
の表面からドリル穴あけ加工、またはレーザ光の照射に
より多層基板に至る未貫通穴を施した後、めっき処理を
行う方法等が用いられる。また、例えば特開平2−49
494号公報に示されているように、貫通孔を形成した
外層板を用いる方法もある。
2. Description of the Related Art Recently, with the further increase in the density of multilayer printed wiring boards, a multilayer printed wiring board having a blind via hole 13 having a non-penetrating structure as shown in FIG. 9 has been put into practical use. Since the blind via hole 13 does not penetrate the wiring surface of the inner layer of the multilayer printed wiring board, the degree of freedom of wiring accommodated in the inner layer is large and the number of wirings is also increased. As a method for manufacturing this blind via hole, there is used a method in which a drilling process is performed from the surface of the laminated multilayer printed wiring board or a non-through hole reaching the multilayer substrate by laser light irradiation is performed, and then a plating treatment is performed. . Further, for example, Japanese Patent Laid-Open No. 2-49
As shown in Japanese Patent No. 494, there is also a method of using an outer layer plate having a through hole formed therein.

【0003】すなわち、まず図6(a)に示すような多
層印刷配線板の外層材となる銅張積層板1の任意の位置
にドリル加工等により貫通孔2を施し、次に、図6
(b)に示す様に外層面と直下の内層面との導通を得る
べく銅めっきを行い、銅めっき層5を形成する(図6
(b))。次に配線パターンの形成そ行うが、この場
合、該外層材の外層面側にはドライフィルムレジスト4
をラミネートし、内層面側には光硬化性樹脂の永久レジ
ストである感光性ソルダーレジスト15をラミネートす
る。ソルダーレジスト15をフォトマスク等により所定
のパターンに露光・現像し、露出した銅めっき層5をエ
ッチングで除去する。更に、外層面のドライフィルムレ
ジスト4を剥離することにより、図6(e)に示す如く
貫通孔2の内層面側に感光性ソルダーレジスト15によ
るふたを施した形の外層材6を得る。このようにして形
成された外層材6と、通常の工法により任意のパターン
を形成した内層材8とを熱硬化性半硬化樹脂含浸ガラス
布7を介して積層し、プレス用金型9の上下間に挟み込
み、積層プレスの熱板10間で加熱加圧成型処理を行う
事により多層印刷配線板11を得る(図7)。その後、
ドリル加工等により多層印刷配線板11の貫通孔16を
施し(図8(a))、最外層間の導通を得るべく銅めっ
きを行い、銅めっき層12を形成する(図8(b))。
更にサブトラクティブ法や、アディティブ法にて外層面
の配線パターン17を形成し、ブラインドバイアホール
13を有する多層印刷配線板を得る(図9)。
That is, first, a through hole 2 is formed by drilling or the like at an arbitrary position of a copper clad laminate 1 which is an outer layer material of a multilayer printed wiring board as shown in FIG.
As shown in (b), copper plating is performed to obtain electrical continuity between the outer layer surface and the inner layer surface immediately below, to form a copper plating layer 5 (FIG. 6).
(B)). Next, a wiring pattern is formed. In this case, the dry film resist 4 is formed on the outer layer surface side of the outer layer material.
And a photosensitive solder resist 15, which is a permanent resist of a photocurable resin, is laminated on the inner layer surface side. The solder resist 15 is exposed and developed into a predetermined pattern with a photomask or the like, and the exposed copper plating layer 5 is removed by etching. Further, the dry film resist 4 on the outer layer surface is peeled off to obtain the outer layer material 6 in a form in which the inner layer surface side of the through hole 2 is covered with the photosensitive solder resist 15 as shown in FIG. 6 (e). The outer layer material 6 thus formed and the inner layer material 8 in which an arbitrary pattern is formed by a normal method are laminated with the thermosetting semi-curable resin-impregnated glass cloth 7 interposed therebetween, and the pressing die 9 is placed above and below. A multilayer printed wiring board 11 is obtained by sandwiching them and performing heat-pressure molding between the hot plates 10 of the laminating press (FIG. 7). afterwards,
Through holes 16 are formed in the multilayer printed wiring board 11 by drilling or the like (FIG. 8A), and copper plating is performed to obtain conduction between the outermost layers to form a copper plating layer 12 (FIG. 8B). .
Further, the wiring pattern 17 on the outer layer surface is formed by the subtractive method or the additive method to obtain a multilayer printed wiring board having the blind via holes 13 (FIG. 9).

【0004】[0004]

【発明が解決しようとする課題】上述のような従来のブ
ラインドバイアホールを有する多層印刷配線板の製造方
法によると、外層材の内層面側の全配線パターン上に感
光性ソルダーレジストを残したまま積層するため、層間
の密着力が低下し、部品実装時の熱ストレス等による層
間剥離が発生する恐れがある。
According to the conventional method for manufacturing a multilayer printed wiring board having a blind via hole as described above, the photosensitive solder resist is left on the entire wiring pattern on the inner layer side of the outer layer material. Since the layers are laminated, the adhesion between the layers is reduced, and there is a risk of delamination due to thermal stress during component mounting.

【0005】また、外層材に貫通孔を施した後、外層面
とその直下の内層面との導通を得るべく銅めっきを施し
た場合、最外層面の導体厚は多層印刷配線板の貫通孔穿
孔後にも銅めっきが施されることとあわせて銅めっき厚
が厚くなる為、外層配線パターンにおける細線の形成を
行う際の障害となる等の問題があった。
Further, when the outer layer material is provided with through holes and then copper plating is performed to obtain conduction between the outer layer surface and the inner layer surface immediately below the outer layer surface, the conductor thickness of the outermost layer surface is the through hole of the multilayer printed wiring board. Since the copper plating is thick even after the perforation, the thickness of the copper plating increases, which causes a problem in forming a thin wire in the outer layer wiring pattern.

【0006】[0006]

【課題を解決するための手段】多層印刷配線板を構成す
る外層材にあらかじめ貫通孔を施す工程と、該外層材の
内層面側に配線パターンを形成する工程と、該外層材の
内層面側にドライフィルムレジストをラミネートする工
程と、外層面側から露光し貫通孔の部分のみ感光させて
現像する工程と、該外層材に熱硬化性半硬化樹脂含浸ガ
ラス布を介して所定の内層材と組み合わせ加熱加圧成型
する工程と、外層材の内層面側の貫通孔部に残しておい
たドライフィルムレジストを除去する工程と、多層印刷
配線板の貫通孔を施す工程と、銅めっきを行う工程と、
外層の配線パターンを形成する工程を有することを特徴
とする多層印刷配線板の製造方法。
Means for Solving the Problems A step of forming through holes in an outer layer material constituting a multilayer printed wiring board in advance, a step of forming a wiring pattern on the inner layer surface side of the outer layer material, and an inner layer surface side of the outer layer material. A step of laminating a dry film resist on the outer layer surface, a step of exposing and exposing only the through-hole portion from the outer layer surface side, and a step of exposing the outer layer material to a predetermined inner layer material via a thermosetting semi-curable resin impregnated glass cloth. Combined heating and pressure molding process, removing the dry film resist left in the through hole portion on the inner layer surface side of the outer layer material, forming a through hole in the multilayer printed wiring board, and performing copper plating When,
A method of manufacturing a multilayer printed wiring board, comprising a step of forming an outer layer wiring pattern.

【0007】[0007]

【実施例】以下に、本発明の一実施例を図を用いて具体
的に説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be specifically described below with reference to the drawings.

【0008】図1〜5は、本発明の一実施例にかかる多
層印刷配線板の製造方法の各々の工程を説明するもので
ある。
1 to 5 illustrate each step of a method for manufacturing a multilayer printed wiring board according to an embodiment of the present invention.

【0009】まず、多層印刷配線板の外層材となる板厚
0.1mmの銅張積層板1に、ドリル加工等によりあら
かじめ任意の位置に直径0.15mmの貫通孔2を施す
(図1(a))。次に、該外層材の内層面となる側面に
のみ、サブトラクティブ法等で任意の配線パターン3を
形成する(図1(d))。配線パターン形成後、再度、
内層面側にドライフィルムレジスト18をラミネートす
る。ドライフィルムレジストは例えば旭化成の“MVA
シリーズ”が用いられる。ラミネート時のロール圧力は
通常の1.5〜2倍の5.0〜7.0kg/cm 、速
度も通常より落として0.5〜1.0m/分でラミネー
トする。これにより図2(a)に示すようにドライフィ
ルムレジスト18が貫通孔内に埋め込むようにラミネー
トされ、積層時の圧力に耐えうるだけの密着力を得るこ
とができる。更にラミネート後、散乱光により160m
j/cmで前記外層材の外層面側から露光を行い、貫通
孔2を通して内層面側のドライフィルムレジスト18を
感光させる。この時、散乱光を用いているため、内層側
のドライフィルムは貫通孔2の直径0.15mmよりも
径で0.01mmほど広く露光される。その後、Na2
CO3 1%の水溶液(温度:30℃)で約35秒間現像
を行うことにより、図2(b)に示す様に貫通孔2の内
層面側にドライフィルムレジスト18によるふたを施し
た形の外層材6を得る。このようにして形成された外層
材6と、任意のパターンを形成した厚さ0.15mmの
内層材8を図2(c)に示すような厚さ0.1mmのプ
リプレグ、例えば熱硬化性半硬化樹脂含浸ガラス布7数
枚を介して積層する。さらに図3(a)の如く、プレス
用金型9の上下間に挟み込み、積層プレスの熱板10間
で温度150〜300℃・圧力10〜40kgf/cm
にて加熱加圧成型処理を行う事により多層印刷配線板1
1が得られる。
First, a through hole 2 having a diameter of 0.15 mm is formed at an arbitrary position in advance by drilling or the like in a copper clad laminate 1 having a plate thickness of 0.1 mm which is an outer layer material of a multilayer printed wiring board (see FIG. 1 ( a)). Next, an arbitrary wiring pattern 3 is formed by a subtractive method or the like only on the side surface to be the inner layer surface of the outer layer material (FIG. 1D). After forming the wiring pattern,
A dry film resist 18 is laminated on the inner layer surface side. The dry film resist is, for example, "MVA of Asahi Kasei"
A series "is used. The laminating pressure is 5.0 to 7.0 kg / cm2, which is 1.5 to 2 times the normal pressure, and the laminating speed is 0.5 to 1.0 m / min. As a result, the dry film resist 18 is laminated so as to be embedded in the through holes as shown in Fig. 2 (a), and an adhesive force sufficient to withstand the pressure during lamination can be obtained. 160 m
The outer layer surface side of the outer layer material is exposed at j / cm, and the dry film resist 18 on the inner layer surface side is exposed through the through holes 2. At this time, since the scattered light is used, the dry film on the inner layer side is exposed wider by about 0.01 mm in diameter than the diameter of the through hole 2 of 0.15 mm. Then Na 2
By developing with an aqueous solution of CO 3 1% (temperature: 30 ° C.) for about 35 seconds, as shown in FIG. 2 (b), the inner surface of the through hole 2 is covered with a dry film resist 18. The outer layer material 6 is obtained. The outer layer material 6 thus formed and the inner layer material 8 having a thickness of 0.15 mm and having an arbitrary pattern formed thereon are combined with a prepreg having a thickness of 0.1 mm as shown in FIG. The cured resin-impregnated glass cloths are laminated on each other by several sheets. Further, as shown in FIG. 3 (a), it is sandwiched between the upper and lower sides of a pressing die 9, and the temperature is 150 to 300 ° C. and the pressure is 10 to 40 kgf / cm between the hot plates 10 of the laminating press.
Multilayer printed wiring board 1
1 is obtained.

【0010】多層印刷配線板11として一体化形成した
後、ドリル加工等により直径0.3mmの貫通孔16を
施す(図3(b))。更に図4に示すように、プラズマ
処理により外層材の内層面側に施されたドライフィルム
レジスト18を除去し、多層印刷配線板の最外層間、並
びに最外層とその直下の内層との導通を得るべく20μ
m程度の銅めっき層12を形成する(図5(a))。そ
の後、サブトラクティブ法やアディティブ法等により最
外層面の配線パターン17を形成する(図5(b))。
After the multilayer printed wiring board 11 is integrally formed, a through hole 16 having a diameter of 0.3 mm is formed by drilling or the like (FIG. 3B). Further, as shown in FIG. 4, the dry film resist 18 applied to the inner layer surface side of the outer layer material by plasma treatment is removed, and conduction is established between the outermost layer of the multilayer printed wiring board and the outermost layer and the inner layer immediately below. 20μ to get
A copper plating layer 12 of about m is formed (FIG. 5A). After that, the wiring pattern 17 on the outermost layer surface is formed by a subtractive method, an additive method, or the like (FIG. 5B).

【0011】[0011]

【発明の効果】以上、説明したように、本発明によれ
ば、外層材の内層面側の配線パターンを形成し、再度ド
ライフィルムレジストをラミネートした後、ドライフィ
ルムレジストを任意の貫通孔の部分にのみ形成すること
によって、層間の密着力低下による層間剥離を防ぐこと
ができる。また、この発明は内層側にラミネートしたド
ライフィルムレジストを、外層側から貫通孔を通して露
光する事により、マスクフィルムを用いなくても全ての
貫通孔にふたを形成することができる。
As described above, according to the present invention, the wiring pattern on the inner layer surface side of the outer layer material is formed, the dry film resist is laminated again, and then the dry film resist is applied to the portion of any through hole. By forming only the layer, it is possible to prevent delamination due to a decrease in adhesion between layers. Further, according to the present invention, by exposing the dry film resist laminated on the inner layer side through the through holes from the outer layer side, the lids can be formed on all the through holes without using a mask film.

【0012】更に、多層印刷配線板の貫通孔を穿孔した
後に銅めっきを行うことにより同時に外層材の貫通孔内
にも銅めっきが施される為、めっき回数を最小限に留め
ることができる。これにより最外層の銅めっき厚が抑え
られ、細線の配線パターンが形成可能となる。
Further, since copper is plated in the through holes of the outer layer material by performing copper plating after drilling the through holes of the multilayer printed wiring board, the number of times of plating can be minimized. As a result, the copper plating thickness of the outermost layer is suppressed, and a fine wiring pattern can be formed.

【図面の簡単な説明】[Brief description of drawings]

【図1〜5】本発明の一実施例の製造方法を説明するた
め製造工程順に示した断面図である。
1 to 5 are sectional views showing the manufacturing steps in order of manufacturing steps for explaining a manufacturing method according to an embodiment of the present invention.

【図6〜9】従来の印刷配線板の製造方法を説明するた
め製造工程順に示した断面図である。
6 to 9 are cross-sectional views showing in order of manufacturing steps for explaining a conventional method for manufacturing a printed wiring board.

【符号の説明】[Explanation of symbols]

1 銅張積層板 2 貫通孔 3 配線パターン 4 ドライフィルムレジスト 5 銅めっき層 6 外層材 7 熱硬化性半硬化樹脂含浸ガラス布 8 内層材 9 プレス用金型 10 熱板 11 多層印刷配線板 12 銅めっき層 13 ブラインドバイアホール 14 スルーホール 15 光硬化性ソルダーレジスト 16 貫通孔 17 配線パターン 18 ドライフィルムレジスト 1 Copper Clad Laminate 2 Through Hole 3 Wiring Pattern 4 Dry Film Resist 5 Copper Plating Layer 6 Outer Layer Material 7 Thermosetting Semi-Cured Resin Impregnated Glass Cloth 8 Inner Layer Material 9 Press Mold 10 Hot Plate 11 Multilayer Printed Wiring Board 12 Copper Plating layer 13 Blind via hole 14 Through hole 15 Photocurable solder resist 16 Through hole 17 Wiring pattern 18 Dry film resist

フロントページの続き (72)発明者 井上 誠一 東京都港区芝五丁目7番1号 日本電気株 式会社内Front page continuation (72) Inventor Seiichi Inoue 5-7-1 Shiba, Minato-ku, Tokyo NEC Corporation

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 多層印刷配線板を構成する外層材にあら
かじめ貫通孔を施す工程と、前記外層材の内層面側に配
線パターンを形成する工程と、前記外層材の内層面側に
ドライフィルムレジストをラミネートする工程と、外層
面側から露出し貫通孔の部分のみ感光させて現像する工
程と、該外層材にプリプレグを介して所定の内層材と組
み合わせ加熱加圧成型する工程と、外層材の内層面側の
貫通孔部に残しておいたドライフィルムレジストを除去
する工程と、積層部材に貫通孔を形成する工程と、導電
層めっきを行う工程と、外層の配線パターンを形成する
工程とを有することを特徴とする多層印刷配線板の製造
方法。
1. A step of forming through holes in an outer layer material constituting a multilayer printed wiring board in advance, a step of forming a wiring pattern on the inner layer surface side of the outer layer material, and a dry film resist on the inner layer surface side of the outer layer material. Of the outer layer surface, a step of exposing and developing only the portion of the through hole exposed from the outer layer surface side, a step of heating and pressurizing the outer layer material in combination with a predetermined inner layer material via a prepreg, A step of removing the dry film resist left in the through hole portion on the inner layer surface side, a step of forming a through hole in the laminated member, a step of conducting conductive layer plating, and a step of forming an outer layer wiring pattern. A method for manufacturing a multilayer printed wiring board, comprising:
【請求項2】 プリプレグが熱硬化性半硬化樹脂含浸ガ
ラス布であることを特徴とする請求項1記載の多層印刷
配線板の製造方法。
2. The method for producing a multilayer printed wiring board according to claim 1, wherein the prepreg is a thermosetting semi-cured resin-impregnated glass cloth.
JP33629693A 1993-12-28 1993-12-28 Method for manufacturing multilayer printed wiring board Expired - Fee Related JP2581433B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP33629693A JP2581433B2 (en) 1993-12-28 1993-12-28 Method for manufacturing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP33629693A JP2581433B2 (en) 1993-12-28 1993-12-28 Method for manufacturing multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JPH07202434A true JPH07202434A (en) 1995-08-04
JP2581433B2 JP2581433B2 (en) 1997-02-12

Family

ID=18297643

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33629693A Expired - Fee Related JP2581433B2 (en) 1993-12-28 1993-12-28 Method for manufacturing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2581433B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183114A (en) * 2013-03-18 2014-09-29 Fujitsu Ltd Exterior member for electronic apparatus, electronic apparatus, and process of manufacturing exterior member for electronic apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014183114A (en) * 2013-03-18 2014-09-29 Fujitsu Ltd Exterior member for electronic apparatus, electronic apparatus, and process of manufacturing exterior member for electronic apparatus

Also Published As

Publication number Publication date
JP2581433B2 (en) 1997-02-12

Similar Documents

Publication Publication Date Title
JP2874329B2 (en) Method for manufacturing multilayer printed wiring board
JP2004327510A (en) Copper-plated laminated board for multilayered printed wiring board, multilayered printed wiring board and method of manufacturing the same
JPH1027960A (en) Manufacture of multi-layer printed wiring board
JPH07106765A (en) Multilayered adhesive sheet and manufacture of multilayered wiring board using same
JP2002324974A (en) Multilayer printed wiring board and method of manufacturing multilayer printed wiring board
JP2751902B2 (en) Method for manufacturing multilayer printed wiring board
JPH01282892A (en) Manufacture of multilayer printed wiring board
JP2581433B2 (en) Method for manufacturing multilayer printed wiring board
JP2576194B2 (en) Manufacturing method of metal composite laminate
JP2006294666A (en) Flex rigid wiring board and manufacturing method thereof
JPH0766558A (en) Manufacture of rigid and flexible multilayer printed board
JP3549063B2 (en) Manufacturing method of printed wiring board
JPH05110254A (en) Manufacture of multilayer printed wiring board
JPH10117068A (en) Conductive sheet and manufacture of multilayered printed wiring board using the same
JP2003218528A (en) Method of manufacturing printed board
JPH05267846A (en) Manufacture of flex-rigid circuit board
JP3681189B2 (en) Manufacturing method of multilayer printed wiring board
JPH10126058A (en) Manufacture of multilayered printed interconnection board
JP3288290B2 (en) Multilayer printed wiring board
JPH10313177A (en) Manufacture of multilayered printed wiring board
JP2001230550A (en) Method for manufacturing multil ayer printed wiring board circuit substrate
JPS6247199A (en) Manufacture of inner layer circuit board for multilayer circuit board
JP3649109B2 (en) Multilayer printed wiring board and manufacturing method thereof
JPS59208897A (en) Method of producing multilayer printed circuit board
JPH03194998A (en) Manufacture of multilayer circuit board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19961001

LAPS Cancellation because of no payment of annual fees