JPH071828B2 - Method for manufacturing multilayer printed wiring board - Google Patents

Method for manufacturing multilayer printed wiring board

Info

Publication number
JPH071828B2
JPH071828B2 JP12510590A JP12510590A JPH071828B2 JP H071828 B2 JPH071828 B2 JP H071828B2 JP 12510590 A JP12510590 A JP 12510590A JP 12510590 A JP12510590 A JP 12510590A JP H071828 B2 JPH071828 B2 JP H071828B2
Authority
JP
Japan
Prior art keywords
circuit board
layer circuit
outer layer
inner layer
alignment plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP12510590A
Other languages
Japanese (ja)
Other versions
JPH0424998A (en
Inventor
良範 浦口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP12510590A priority Critical patent/JPH071828B2/en
Publication of JPH0424998A publication Critical patent/JPH0424998A/en
Publication of JPH071828B2 publication Critical patent/JPH071828B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】Detailed Description of the Invention 【産業上の利用分野】[Industrial applications]

本発明は、電気機器や電子機器において使用される多層
プリント配線板の製造方法に関するものである。
The present invention relates to a method for manufacturing a multilayer printed wiring board used in electric equipment and electronic equipment.

【従来の技術】[Prior art]

多層プリント配線板は、回路パターンを形成した内層回
路板と、同様に回路パターンを形成した外層回路板とを
プリプレグで作成される接着シートを介して重ね、これ
を加熱加圧成形して内層回路板と外層回路板とを積層一
体化することによって製造されている。そしてこのよう
に積層成形をおこなうにあたって、内層回路板の回路パ
ターンと外層回路板の回路パターンとを相互に位置合わ
せした状態で内層回路板と外層回路板とを積層する必要
がある。 このために従来は第4図に示すようにして内層回路板と
外層回路板の位置合わせをおこなっていた。すなわち、
内層回路板1と外層回路板2にそれぞれガイド孔6a,6b
を設けると共に接着シート3にもガイド孔11を設け、こ
れらを上下に積み重ね、ガイドピン4を設けた位置合わ
せプレート5の上にセットすると共にガイド孔6a,6b及
び11にガイドピン4を挿入する。このように内層回路板
1と外層回路板2の各ガイド孔6a,6bにガイドピン4を
挿入することによって、ガイド孔6a,6bを基準にして内
層回路板1と外層回路板2とは位置決めされることにな
る。そしてガイド孔12を設けた押さえプレート13を上に
重ねてガイド孔12にガイドピン4の上端を差し込ませる
ことによって、上下のプレート5,13間に内層回路板1や
外層回路板2を挟持し、この状態で積層成形装置にセッ
トしてホットプレス盤で所定時間加熱加圧成形するよう
にしている。
The multilayer printed wiring board is an inner layer circuit board in which a circuit pattern-formed inner layer circuit board and an outer layer circuit board similarly formed with a circuit pattern are superposed via an adhesive sheet made of prepreg, and heat-pressed to form an inner layer circuit board. It is manufactured by laminating and integrating a board and an outer layer circuit board. When carrying out the lamination molding in this way, it is necessary to laminate the inner layer circuit board and the outer layer circuit board with the circuit pattern of the inner layer circuit board and the circuit pattern of the outer layer circuit board aligned with each other. For this reason, conventionally, the inner layer circuit board and the outer layer circuit board are aligned as shown in FIG. That is,
Guide holes 6a and 6b are provided in the inner layer circuit board 1 and the outer layer circuit board 2, respectively.
Guide holes 11 are also provided in the adhesive sheet 3, and these are stacked vertically, set on the alignment plate 5 provided with the guide pins 4, and the guide pins 4 are inserted into the guide holes 6a, 6b and 11. . By thus inserting the guide pins 4 into the respective guide holes 6a, 6b of the inner layer circuit board 1 and the outer layer circuit board 2, the inner layer circuit board 1 and the outer layer circuit board 2 are positioned with reference to the guide holes 6a, 6b. Will be done. Then, the pressing plate 13 provided with the guide hole 12 is overlaid and the upper end of the guide pin 4 is inserted into the guide hole 12, thereby sandwiching the inner layer circuit board 1 and the outer layer circuit board 2 between the upper and lower plates 5 and 13. In this state, it is set in the lamination molding apparatus and heated and pressed by a hot press machine for a predetermined time.

【発明が解決しようとする課題】[Problems to be Solved by the Invention]

しかし、この方法では上下のプレート5,13間に内層回路
板1や外層回路板2を挟持して保持しておく必要がある
ために、かさ張ったり重量が重くなって保管や運搬に支
障があり、また積層成形装置へのセット段数が少なくな
って生産性にも問題が生じるものであり、さらには加熱
加圧成形の際に接着シートの樹脂がガイドピン4の周囲
に付着して成形後に取り外すことが困難になるという問
題が生じるものであった。 本発明は上記の点に鑑みて為されたものであり、位置合
わせプレートと一体にしたまま積層の成形をおこなうよ
うな必要がない多層プリント配線板の製造方法を提供す
ることを目的とするものである。
However, in this method, since it is necessary to hold the inner layer circuit board 1 and the outer layer circuit board 2 by sandwiching them between the upper and lower plates 5 and 13, they are bulky and heavy, which hinders storage and transportation. In addition, the number of stages to be set in the laminating molding apparatus is reduced, which causes a problem in productivity. Furthermore, the resin of the adhesive sheet adheres to the periphery of the guide pin 4 during the heat and pressure molding, and after molding. The problem is that it becomes difficult to remove it. The present invention has been made in view of the above points, and an object of the present invention is to provide a method for manufacturing a multilayer printed wiring board that does not require forming a laminate while being integrated with an alignment plate. Is.

【課題を解決するための手段】[Means for Solving the Problems]

本発明に係る多層プリント配線板の製造方法は、内層回
路板1と外層回路板2を接着シート3を介して重ね、ガ
イドピン4を突設した位置合わせプレート5にこれらを
セットして内層回路板1と外層回路板2にそれぞれ設け
たガイド孔6a,6bにガイドピン4を通すことによって内
層回路板1と外層回路板2を相互に位置合わせし、次い
で位置合わせプレート5に上下方向のみに開口するよう
に形成した通孔7を通して内層回路板1と外層回路板2
とをカシメ等して結合させ、この後にこれを位置合わせ
プレート5から取り出して、加熱加圧成形することを特
徴とするものである。
The method for manufacturing a multilayer printed wiring board according to the present invention comprises stacking an inner layer circuit board 1 and an outer layer circuit board 2 with an adhesive sheet 3 interposed therebetween, and setting them on an alignment plate 5 having a guide pin 4 protruding therefrom. The inner layer circuit board 1 and the outer layer circuit board 2 are aligned with each other by inserting the guide pins 4 into the guide holes 6a and 6b provided in the board 1 and the outer layer circuit board 2, respectively, and then the alignment plate 5 is vertically aligned only. The inner layer circuit board 1 and the outer layer circuit board 2 are passed through the through holes 7 formed so as to open.
And are joined together by crimping or the like, after which they are taken out from the alignment plate 5 and heat-pressed.

【作用】[Action]

本発明にあっては、内層回路板1と外層回路板2にそれ
ぞれ設けたガイド孔6a,6bにガイドピン4を通すことに
よって内層回路板1と外層回路板2を相互に位置合わせ
し、次いで内層回路板1と外層回路板2とをカシメ等し
て結合させるようにしているために、内層回路板1と外
層回路板2とは位置合わせした状態で結合されていて相
互に位置がずれることがなく、位置合わせプレート5か
ら取り出した状態で加熱加圧成形に供することができ
る。また、位置合わせプレート5に上下方向のみに開口
するように形成した通孔7を通して内層回路板1と外層
回路板2とをカシメ等して結合させるようにしているた
めに、通孔7を通して位置合わせプレート5が邪魔にな
ることなく内層回路板1と外層回路板2とを結合させる
作業を容易におこなうことができる。
In the present invention, the inner layer circuit board 1 and the outer layer circuit board 2 are aligned with each other by inserting the guide pins 4 into the guide holes 6a and 6b provided in the inner layer circuit board 1 and the outer layer circuit board 2, respectively, and then Since the inner-layer circuit board 1 and the outer-layer circuit board 2 are joined by caulking or the like, the inner-layer circuit board 1 and the outer-layer circuit board 2 are joined in a state of being aligned with each other, and their positions are displaced from each other. Therefore, it can be subjected to heating and pressurizing while being taken out from the alignment plate 5. Further, since the inner layer circuit board 1 and the outer layer circuit board 2 are joined by caulking or the like through the through hole 7 formed in the alignment plate 5 so as to be opened only in the vertical direction, the position through the through hole 7 is used. The work of connecting the inner layer circuit board 1 and the outer layer circuit board 2 can be easily performed without the mating plate 5 interfering.

【実施例】【Example】

以下本発明を実施例によって詳述する。 内層回路板1や外層回路板2は例えば、ガラス布等の基
材にエポキシ樹脂等の熱硬化性樹脂ワニスを含浸乾燥し
て調製したプリプレグを複数枚重ねると共にこの片側も
しくは両側に銅箔等の金属箔を重ね、これを加熱加圧成
形することによって金属箔張り積層板を作成し、この金
属箔張り積層板の金属箔をエッチング処理等することに
よって回路形成して、製造することができる。そして各
内層回路板1や外層回路板2の端部には少なくとも二箇
所において、それぞれに形成した回路パターンと所定の
位置関係を設定されたガイド孔6a,6bがドリル加工など
で穿設してある。このガイド孔6a,6bを合わせて内層回
路板1と外層回路板2とを重ねると、各回路板1,2に形
成した回路パターンが相互に正確な位置関係で位置合わ
せされるように、ガイド孔6a,6bの位置は設定されてい
るものであり、またその内径は後述のガイドピン4の外
径にほぼ等しい寸法に設定してある。また、接着シート
3としてはプリプレグが用いられるものであり、この接
着シート3の端部にもガイド孔6a,6bと対応する位置に
おいてガイド孔11が穿設してある。このガイド孔11は特
に正確な位置に設ける必要はなく、いわゆるバカ穴でよ
い。 一方、位置合わせプレート5は金属平板などで形成され
るものであり、位置合わせプレート5の端部の上面には
上記ガイド穴6a,6bに正確に対応する位置においてガイ
ドピン4が突設してある。また位置合わせプレート5の
端部には上下に開口する通孔7が穿設してある。この通
孔7は上下にのみ開口する孔として形成されるものであ
り、ガイドピン4の両側に設けるようにしてある。第1
図の実施例では通孔7は丸孔として形成するようにした
が、孔の形状は限定されるものではなく、三角孔や四角
孔などであってもよい。 しかして第1図に示すように、内層回路板1と外層回路
板2とを接着シート3を介して重ね、それぞれのガイド
孔6a,6b,11をガイドピン4に被挿して位置合わせプレー
ト5の上面にセットする。このようにガイド孔6a,6bを
ガイドピン4に被挿した状態で内層回路板1と外層回路
板2を重ねることによって、内層回路板1と外層回路板
2とはそれぞれの回路パターンが自動的に位置合わせさ
れることになる。次ぎに、このように位置合わせして各
内層回路板1と外層回路板2とを重ねた状態で、内層回
路板1と外層回路板2をカシメ等して結合させる。この
カシメ等の作業は通孔7を通しておこなうことができる
ものであり、例えば第2図に示すように内層回路板1、
外層回路板2、接着シート3に黄銅などの中空リベット
14を通してカシメることによっておこなうことができ
る。リベット14を通す前の孔空け作業も、リベット14を
通す作業も、リベット14をカシメる作業も総て、位置合
わせプレート5が邪魔になることなく通孔7を通してお
こなうことができるものである。ここで、通孔7は第1
図に想像線で示すように位置合わせプレート5の端面に
おいても開口する切欠として形成することも可能である
が、このように切欠として形成すると、切欠端縁部(イ
矢印で示す)の強度が弱くなってこの部分に変形が発生
し易くなり、位置合わせプレート5の耐久寿命が短くな
るという問題や、またこの切欠端縁部に引っ掛かって作
業に支障を来すおそれがあるという問題などがある。こ
のために本発明では通孔7はこのような切欠としてでは
なく、位置合わせプレート5の上下方向にのみ開口する
ように形成しているのである。 上記のようにカシメ等して内層回路板1と外層回路板2
とを結合させると内層回路板1と外層回路板2とはもは
や位置ずれするおそれがないので、位置合わせプレート
5から取り出して保管や運搬をおこなうことができる。
そして積層成形をおこなうにあたっては、第3図に示す
ように、位置合わせプレート5から取り出した内層回路
板1と外層回路板2の結合品を鏡板15とクッション板16
とを介して積層成形装置のホットプレス盤17の間にセッ
トし、加熱加圧成形することによっておこなうことがで
き、接着シート3を介して内層回路板1と外層回路板2
とを積層一体化した多層プリント配線板を製造すること
ができる。この成形において、内層回路板1と外層回路
板2はカシメ等で結合されているために、接着シート3
の樹脂の流動などに伴って内層回路板1と外層回路板2
とが位置ずれするようなことなく、相互の回路パターン
を正確に位置合わせした状態で内層回路板1と外層回路
板2とを積層一体化することができるものである。
Hereinafter, the present invention will be described in detail with reference to examples. The inner layer circuit board 1 and the outer layer circuit board 2 are formed, for example, by stacking a plurality of prepregs prepared by impregnating and drying a thermosetting resin varnish such as an epoxy resin on a base material such as glass cloth, and forming a copper foil on one or both sides of the prepreg. It is possible to manufacture by forming a metal foil-clad laminate by laminating metal foils and heat-pressing the metal foils, and by etching the metal foils of the metal foil-clad laminate to form a circuit. Then, guide holes 6a and 6b, which have a predetermined positional relationship with the circuit pattern formed respectively, are drilled at least at two positions at the end of each inner layer circuit board 1 and outer layer circuit board 2. is there. When the inner layer circuit board 1 and the outer layer circuit board 2 are overlapped with each other by aligning the guide holes 6a and 6b, the guides are arranged so that the circuit patterns formed on the respective circuit boards 1 and 2 are aligned in an accurate positional relationship with each other. The positions of the holes 6a and 6b are set, and the inner diameter thereof is set to be substantially equal to the outer diameter of the guide pin 4 described later. Further, a prepreg is used as the adhesive sheet 3, and guide holes 11 are also formed at the ends of the adhesive sheet 3 at positions corresponding to the guide holes 6a and 6b. The guide hole 11 does not need to be provided at a particularly accurate position and may be a so-called stupid hole. On the other hand, the alignment plate 5 is formed of a metal flat plate or the like, and the guide pins 4 are provided on the upper surface of the end of the alignment plate 5 at positions accurately corresponding to the guide holes 6a and 6b. is there. In addition, a through hole 7 that opens vertically is formed at the end of the alignment plate 5. The through hole 7 is formed as a hole that opens only in the upper and lower sides, and is provided on both sides of the guide pin 4. First
In the illustrated embodiment, the through hole 7 is formed as a round hole, but the shape of the hole is not limited and may be a triangular hole or a square hole. Then, as shown in FIG. 1, the inner layer circuit board 1 and the outer layer circuit board 2 are overlapped with each other with the adhesive sheet 3 interposed therebetween, and the guide holes 6a, 6b, 11 are inserted into the guide pins 4 and the alignment plate 5 is inserted. Set on the upper surface of. By stacking the inner layer circuit board 1 and the outer layer circuit board 2 with the guide holes 6a, 6b inserted in the guide pins 4 in this manner, the respective circuit patterns of the inner layer circuit board 1 and the outer layer circuit board 2 are automatically generated. Will be aligned with. Next, the inner layer circuit board 1 and the outer layer circuit board 2 are aligned and aligned in this way, and then the inner layer circuit board 1 and the outer layer circuit board 2 are joined by caulking or the like. The work such as crimping can be performed through the through hole 7. For example, as shown in FIG.
Hollow rivets such as brass on outer layer circuit board 2 and adhesive sheet 3
It can be done by crimping through 14. All of the drilling work before inserting the rivet 14, the inserting work of the rivet 14 and the crimping of the rivet 14 can be carried out through the through hole 7 without the positioning plate 5 interfering. Here, the through hole 7 is the first
As shown by the imaginary line in the figure, it is also possible to form a notch that also opens on the end surface of the alignment plate 5, but if such a notch is formed, the strength of the notch end edge portion (indicated by an arrow) is increased. There is a problem that it becomes weak and deformation is likely to occur in this portion, the durability life of the alignment plate 5 is shortened, and that there is a possibility that it may be caught in the notched edge and interfere with work. . Therefore, in the present invention, the through hole 7 is not formed as such a notch, but is formed so as to open only in the vertical direction of the alignment plate 5. The inner layer circuit board 1 and the outer layer circuit board 2 are caulked as described above.
Since there is no possibility that the inner layer circuit board 1 and the outer layer circuit board 2 will be misaligned when they are combined with each other, they can be taken out from the alignment plate 5 and stored or transported.
When carrying out the lamination molding, as shown in FIG. 3, the combined product of the inner layer circuit board 1 and the outer layer circuit board 2 taken out from the alignment plate 5 is used as the end plate 15 and the cushion plate 16.
It can be carried out by setting it between the hot press boards 17 of the laminating and molding apparatus through the heat-pressing molding and heat-pressing, and the inner-layer circuit board 1 and the outer-layer circuit board 2 through the adhesive sheet 3.
It is possible to manufacture a multilayer printed wiring board in which and are laminated and integrated. In this molding, since the inner layer circuit board 1 and the outer layer circuit board 2 are joined by caulking or the like, the adhesive sheet 3
Inner layer circuit board 1 and outer layer circuit board 2 as the resin flows
The inner layer circuit board 1 and the outer layer circuit board 2 can be laminated and integrated in a state in which the mutual circuit patterns are accurately aligned with each other without any positional deviation.

【発明の効果】【The invention's effect】

上述のように本発明にあっては、内層回路板と外層回路
板にそれぞれ設けたガイド孔にガイドピンを通すことに
よって内層回路板と外層回路板を相互に位置合わせし、
次いで内層回路板と外層回路板とをカシメ等して結合さ
せるようにしたので、内層回路板と外層回路板とは位置
合わせした状態で結合されていて相互に位置がずれるこ
とがないものであり、位置合わせプレートから取り出し
た状態で保管や運搬、さらに加熱加圧成形に供すること
が可能になるものである。また、位置合わせプレートに
形成した通孔を通して内層回路板と外層回路板とをカシ
メ等して結合させるようにしているので、通孔を通して
位置合わせプレートが邪魔になることなく内層回路板と
外層回路板とを結合させる作業を容易におこなうことが
できるものであり、しかも通孔は位置合わせプレートに
上下方向のみに開口するように形成しているので、切欠
として形成する場合のような、切欠端縁部で位置合わせ
プレートの強度が弱くなってこの部分に変形が発生した
り、この切欠端縁部に引っ掛かって作業に支障を来した
りするようなことがなくなるものである。
As described above, in the present invention, the inner layer circuit board and the outer layer circuit board are mutually aligned by passing the guide pins through the guide holes respectively provided in the inner layer circuit board and the outer layer circuit board,
Next, since the inner layer circuit board and the outer layer circuit board are joined by caulking or the like, the inner layer circuit board and the outer layer circuit board are joined in a state of being aligned with each other so that they are not displaced from each other. It is possible to store and transport the product in a state where it is taken out from the alignment plate, and further to be subjected to heat and pressure molding. Further, since the inner layer circuit board and the outer layer circuit board are connected by caulking or the like through the through hole formed in the alignment plate, the inner layer circuit board and the outer layer circuit board can be connected through the through hole without disturbing the alignment plate. It is easy to work with the plate, and the through hole is formed in the alignment plate so that it opens only in the vertical direction. The strength of the alignment plate becomes weaker at the edge portion, so that the deformation of this portion does not occur and the work is not hindered by being caught by the edge portion of the cutout edge.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例の分解斜視図、第2図は同上
の断面図、第3図は同上の分解正面図、第4図は従来例
の分解斜視図である。 1は内層回路板、2は外層回路板、3は接着シート、4
はガイドピン、5は位置合わせプレート、6a,6bはガイ
ド孔、7は通孔である。
FIG. 1 is an exploded perspective view of an embodiment of the present invention, FIG. 2 is a sectional view of the same, FIG. 3 is an exploded front view of the same, and FIG. 4 is an exploded perspective view of a conventional example. 1 is an inner layer circuit board, 2 is an outer layer circuit board, 3 is an adhesive sheet, 4
Is a guide pin, 5 is an alignment plate, 6a and 6b are guide holes, and 7 is a through hole.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】内層回路板と外層回路板を接着シートを介
して重ね、ガイドピンを突設した位置合わせプレートに
これらをセットして内層回路板と外層回路板にそれぞれ
設けたガイド孔にガイドピンを通すことによって内層回
路板と外層回路板を相互に位置合わせし、次いで位置合
わせプレートに上下方向のみに開口するように形成した
通孔を通して内層回路板と外層回路板とをカシメ等して
結合させ、この後にこれを位置合わせプレートから取り
出して、加熱加圧成形することを特徴とする多層プリン
ト配線板の製造方法。
1. An inner layer circuit board and an outer layer circuit board are stacked via an adhesive sheet, and these are set on a positioning plate having a guide pin projecting, and are guided in guide holes respectively provided in the inner layer circuit board and the outer layer circuit board. The inner layer circuit board and the outer layer circuit board are aligned with each other by inserting the pins, and then the inner layer circuit board and the outer layer circuit board are caulked or the like through the through holes formed in the alignment plate so as to open only in the vertical direction. A method for manufacturing a multi-layer printed wiring board, which comprises bonding, and then taking this out from an alignment plate and subjecting it to heat and pressure molding.
JP12510590A 1990-05-15 1990-05-15 Method for manufacturing multilayer printed wiring board Expired - Lifetime JPH071828B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12510590A JPH071828B2 (en) 1990-05-15 1990-05-15 Method for manufacturing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12510590A JPH071828B2 (en) 1990-05-15 1990-05-15 Method for manufacturing multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JPH0424998A JPH0424998A (en) 1992-01-28
JPH071828B2 true JPH071828B2 (en) 1995-01-11

Family

ID=14901975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12510590A Expired - Lifetime JPH071828B2 (en) 1990-05-15 1990-05-15 Method for manufacturing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JPH071828B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008536298A (en) * 2005-03-15 2008-09-04 シー−コア テクノロジーズ インコーポレイティド Manufacturing method for forming constrained core material in printed wiring board
USRE45637E1 (en) 2005-08-29 2015-07-28 Stablcor Technology, Inc. Processes for manufacturing printed wiring boards
US9332632B2 (en) 2014-08-20 2016-05-03 Stablcor Technology, Inc. Graphene-based thermal management cores and systems and methods for constructing printed wiring boards

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100746361B1 (en) * 2006-07-11 2007-08-06 삼성전기주식회사 Method for manufacturing printed circuit board
JP5232213B2 (en) * 2010-12-03 2013-07-10 シャープ株式会社 Back electrode type solar cell, solar cell module, solar cell wafer, and method for manufacturing solar cell module

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008536298A (en) * 2005-03-15 2008-09-04 シー−コア テクノロジーズ インコーポレイティド Manufacturing method for forming constrained core material in printed wiring board
USRE45637E1 (en) 2005-08-29 2015-07-28 Stablcor Technology, Inc. Processes for manufacturing printed wiring boards
US9332632B2 (en) 2014-08-20 2016-05-03 Stablcor Technology, Inc. Graphene-based thermal management cores and systems and methods for constructing printed wiring boards

Also Published As

Publication number Publication date
JPH0424998A (en) 1992-01-28

Similar Documents

Publication Publication Date Title
JPH071828B2 (en) Method for manufacturing multilayer printed wiring board
JP2602423B2 (en) Method for producing multilayer copper-clad laminate
JPH05343847A (en) Manufacture of multilayer printed wiring board
US5336353A (en) Process for the production of a multilayer printed circuit board
JP3543748B2 (en) Forming method of multilayer printed wiring board
JP2609298B2 (en) Manufacturing method of multilayer laminate
JPH05110255A (en) Manufacture of curved-surface multilayer wiring board
JP3934826B2 (en) Manufacturing method of multilayer wiring board
JPS62269391A (en) Manufacture of printed wiring board
JPH06244555A (en) Manufacture of multilayered laminate board
JPH06224553A (en) Manufacture of multilayer printed board
JP3838119B2 (en) Manufacturing method of multilayer printed wiring board
JP3795570B2 (en) Manufacturing method of multilayer printed wiring board
JP2544726B2 (en) Manufacturing method of multilayer printed wiring board
JPH03160785A (en) Manufacture of multilayer board
JP2507238B2 (en) Method for manufacturing multilayer printed circuit board
JPH02241091A (en) Lamination of multilayer laminated board
KR200267933Y1 (en) Multilayer printed circuit board
JPH0210888A (en) Manufacture of multilayer circuit board
JP3067221B2 (en) Manufacturing method of multilayer printed wiring board
JP4609008B2 (en) Multilayer printed wiring board manufacturing method and multilayer printed wiring board
JP2001024326A (en) Manufacture of multilayered printed wiring board
JPH08186383A (en) Multilayer printed wiring board and its manufacturing method
JP2000332415A (en) Manufacture of multilayer printed wiring plate
JP2001308523A (en) Method for forming multilayered printed wiring board