JPH07114377B2 - 単一誤り訂正機構 - Google Patents
単一誤り訂正機構Info
- Publication number
- JPH07114377B2 JPH07114377B2 JP62106387A JP10638787A JPH07114377B2 JP H07114377 B2 JPH07114377 B2 JP H07114377B2 JP 62106387 A JP62106387 A JP 62106387A JP 10638787 A JP10638787 A JP 10638787A JP H07114377 B2 JPH07114377 B2 JP H07114377B2
- Authority
- JP
- Japan
- Prior art keywords
- lsi
- syndrome
- reception sequence
- single error
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62106387A JPH07114377B2 (ja) | 1987-05-01 | 1987-05-01 | 単一誤り訂正機構 |
FR8805749A FR2614712A1 (fr) | 1987-05-01 | 1988-04-29 | Circuit de correction de bit d'erreur unique dans un code hamming traite par une pluralite de plaquettes a integration a grande echelle (lsi) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62106387A JPH07114377B2 (ja) | 1987-05-01 | 1987-05-01 | 単一誤り訂正機構 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63274220A JPS63274220A (ja) | 1988-11-11 |
JPH07114377B2 true JPH07114377B2 (ja) | 1995-12-06 |
Family
ID=14432290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62106387A Expired - Fee Related JPH07114377B2 (ja) | 1987-05-01 | 1987-05-01 | 単一誤り訂正機構 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH07114377B2 (US06252093-20010626-C00008.png) |
FR (1) | FR2614712A1 (US06252093-20010626-C00008.png) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4619931B2 (ja) * | 2005-11-22 | 2011-01-26 | 株式会社東芝 | 復号装置、記憶装置および復号方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5825294B2 (ja) * | 1975-12-18 | 1983-05-26 | 富士通株式会社 | 3ジヨウカイロオシヨウシタエラ−テイセイカイロ |
JPS5546665A (en) * | 1978-09-30 | 1980-04-01 | Matsushita Electric Ind Co Ltd | Error corrector |
US4649540A (en) * | 1984-12-26 | 1987-03-10 | Thomson Components-Mostek Corp. | Error-correcting circuit having a reduced syndrome word |
-
1987
- 1987-05-01 JP JP62106387A patent/JPH07114377B2/ja not_active Expired - Fee Related
-
1988
- 1988-04-29 FR FR8805749A patent/FR2614712A1/fr active Granted
Also Published As
Publication number | Publication date |
---|---|
FR2614712A1 (fr) | 1988-11-04 |
JPS63274220A (ja) | 1988-11-11 |
FR2614712B1 (US06252093-20010626-C00008.png) | 1994-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0031183B1 (en) | Multi-processor computer system | |
US4117458A (en) | High speed double error correction plus triple error detection system | |
EP0075985B1 (en) | A data processing device for processing multiple-symbol data-words based on a symbol-correcting code and having multiple operating modes | |
KR0147150B1 (ko) | 디코더를 이용한 순환 리던던시 체크 오류 검출 및 정정 장치 | |
JPH0812612B2 (ja) | 誤り訂正方法及び装置 | |
EP0204576A2 (en) | Apparatus for and methods of decoding a BCH code | |
US4994993A (en) | System for detecting and correcting errors generated by arithmetic logic units | |
US3571795A (en) | Random and burst error-correcting systems utilizing self-orthogonal convolution codes | |
JPS632370B2 (US06252093-20010626-C00008.png) | ||
US5878061A (en) | Providing serial data clock signal transitions with parity bits | |
US5938773A (en) | Sideband signaling with parity bit schemes | |
JP2732862B2 (ja) | データ伝送試験装置 | |
JPH07114377B2 (ja) | 単一誤り訂正機構 | |
JP3248098B2 (ja) | シンドローム計算装置 | |
JP2900943B2 (ja) | デコーダ | |
JPH0345020A (ja) | 巡回符号処理回路 | |
JPH02248120A (ja) | ディジタル伝送装置の誤り訂正用符号器/復号器システム | |
JP2684031B2 (ja) | データの復号化方法 | |
JPH0361210B2 (US06252093-20010626-C00008.png) | ||
JPS60116230A (ja) | 積符号の復号方法 | |
JPS61232726A (ja) | 誤り訂正装置 | |
JPS61242426A (ja) | 鎖状符号化誤り訂正回路 | |
JP2600130B2 (ja) | 誤り訂正回路 | |
SU890397A1 (ru) | Мажоритарный декодер | |
SU1070605A1 (ru) | Устройство дл исправлени ошибок в блоках пам ти |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |