JPH07109984B2 - 出力駆動回路 - Google Patents
出力駆動回路Info
- Publication number
- JPH07109984B2 JPH07109984B2 JP2065548A JP6554890A JPH07109984B2 JP H07109984 B2 JPH07109984 B2 JP H07109984B2 JP 2065548 A JP2065548 A JP 2065548A JP 6554890 A JP6554890 A JP 6554890A JP H07109984 B2 JPH07109984 B2 JP H07109984B2
- Authority
- JP
- Japan
- Prior art keywords
- logic signal
- transition
- extended
- signal
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000005540 biological transmission Effects 0.000 claims description 50
- 230000007704 transition Effects 0.000 claims description 41
- 230000000630 rising effect Effects 0.000 claims 6
- 230000003111 delayed effect Effects 0.000 claims 4
- 238000000034 method Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 14
- 230000008859 change Effects 0.000 description 5
- 238000004836 empirical method Methods 0.000 description 4
- 230000001934 delay Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018557—Coupling arrangements; Impedance matching circuits
- H03K19/018571—Coupling arrangements; Impedance matching circuits of complementary type, e.g. CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Tests Of Electronic Circuits (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US32526389A | 1989-03-17 | 1989-03-17 | |
| US325263 | 1989-03-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02280522A JPH02280522A (ja) | 1990-11-16 |
| JPH07109984B2 true JPH07109984B2 (ja) | 1995-11-22 |
Family
ID=23267137
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2065548A Expired - Fee Related JPH07109984B2 (ja) | 1989-03-17 | 1990-03-15 | 出力駆動回路 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPH07109984B2 (enExample) |
| DE (1) | DE4007978A1 (enExample) |
| FR (1) | FR2644650B1 (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61170130A (ja) * | 1985-01-24 | 1986-07-31 | Seikosha Co Ltd | 出力インバ−タの貫通電流防止回路 |
| US4707620A (en) * | 1986-07-22 | 1987-11-17 | Tektronix, Inc. | Adjustable impedance driver network |
| US4712058A (en) * | 1986-07-22 | 1987-12-08 | Tektronix, Inc. | Active load network |
-
1990
- 1990-03-13 DE DE19904007978 patent/DE4007978A1/de active Granted
- 1990-03-15 JP JP2065548A patent/JPH07109984B2/ja not_active Expired - Fee Related
- 1990-03-16 FR FR9003408A patent/FR2644650B1/fr not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE4007978A1 (de) | 1990-09-20 |
| JPH02280522A (ja) | 1990-11-16 |
| FR2644650B1 (fr) | 1993-07-16 |
| FR2644650A1 (fr) | 1990-09-21 |
| DE4007978C2 (enExample) | 1993-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5075569A (en) | Output device circuit and method to minimize impedance fluctuations during crossover | |
| US4929888A (en) | Pin electronics device having a phase adjustment function for IC testers and phase adjustment method therefor | |
| EP0717334A2 (en) | Circuit for providing a compensated bias voltage | |
| US7378878B2 (en) | Driver circuit having programmable slew rate | |
| US6420899B1 (en) | Dynamic impedance matched driver for improved slew rate and glitch termination | |
| US5287022A (en) | Method and circuit for controlling voltage reflections on transmission lines | |
| JPH07151833A (ja) | Icテスタ用ドライバ回路 | |
| US7038512B2 (en) | Closed-loop independent DLL-controlled rise/fall time control circuit | |
| US6291981B1 (en) | Automatic test equipment with narrow output pulses | |
| US20050285648A1 (en) | Closed-loop independent DLL-controlled rise/fall time control circuit | |
| JPH08139759A (ja) | 負荷終端検知回路 | |
| US6930507B2 (en) | Thevenins receiver | |
| TW567675B (en) | Digitally controlled pulse width adjusting circuit | |
| US6496037B1 (en) | Automatic off-chip driver adjustment based on load characteristics | |
| US7987063B2 (en) | Fast, low power formatter for automatic test system | |
| KR20030002420A (ko) | 반도체 메모리 소자의 신호 지연 제어 장치 | |
| US6577179B2 (en) | Dynamic line termination with self-adjusting impedance | |
| US4550405A (en) | Deskew circuit for automatic test equipment | |
| US7863946B2 (en) | Electric signal outputting apparatus with a switching part, an impedance matching part, and an auxiliary switching part | |
| JPH07109984B2 (ja) | 出力駆動回路 | |
| US7248636B2 (en) | Systems and methods for adjusting an output driver | |
| KR100309618B1 (ko) | 병렬/직렬 변환기 | |
| US5166540A (en) | Stepped signal generating circuit | |
| JPH11326458A (ja) | 半導体試験装置 | |
| KR100197560B1 (ko) | 반도체 메모리 장치의 펄스발생 회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071122 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081122 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091122 Year of fee payment: 14 |
|
| LAPS | Cancellation because of no payment of annual fees |