JPH0682753B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JPH0682753B2 JPH0682753B2 JP28113492A JP28113492A JPH0682753B2 JP H0682753 B2 JPH0682753 B2 JP H0682753B2 JP 28113492 A JP28113492 A JP 28113492A JP 28113492 A JP28113492 A JP 28113492A JP H0682753 B2 JPH0682753 B2 JP H0682753B2
- Authority
- JP
- Japan
- Prior art keywords
- single crystal
- insulating film
- substrate
- substrates
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Element Separation (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は半導体装置の製造方法に
係り、特に誘電体を用いた素子分離法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly to an element isolation method using a dielectric.
【0002】[0002]
【従来の技術】ICやLSIなどで、各素子間の分離を
絶縁体で行なう、いわゆる誘電体分離法は、pn接合分
離に比べて、(1)もれ電流を極めて小さくすることが
できる、(2)耐圧を大きくすることができる、(3)
電圧印加の方向に気を配る必要がない、等の利点を有す
る。2. Description of the Related Art The so-called dielectric isolation method, in which elements are separated from each other in an IC or LSI by an insulator, can (1) make the leakage current extremely small, as compared with pn junction isolation. (2) The breakdown voltage can be increased, (3)
It has the advantage that it is not necessary to pay attention to the direction of voltage application.
【0003】理想的な誘電体分離は、各素子を電極接続
部を除いて絶縁体で完全に包み込むことで達成される。
このような素子は例えば、サファイア上にシリコンをエ
ピタキシャル成長させたSOS基板を用いて形成するこ
とができる。しかしながら、サファイアは高価であり、
またシリコンとの結晶整合性も完全ではなく良質の単結
晶膜が得られない、膜厚を充分厚くすることができな
い、などの理由で、作製できる素子の種類に制限があ
る。Ideal dielectric isolation is achieved by completely wrapping each element with an insulator except for the electrode connections.
Such an element can be formed using, for example, an SOS substrate in which silicon is epitaxially grown on sapphire. However, sapphire is expensive,
In addition, there are limitations on the types of elements that can be manufactured because the crystal matching with silicon is not perfect, a high-quality single crystal film cannot be obtained, and the film thickness cannot be made sufficiently thick.
【0004】サファイアのような絶縁体基板を用いない
誘電体分離法も、これまで数多く提案されている。その
一例を図4で説明する。まず図4(a)に示すように、
シリコン単結晶基板41の上にエピタキシャル法により
形成したシリコン単結晶層42(421 ,422 )に所
望の拡散層43(431 ,432 )を形成した素子を作
製し、更にメサエッチングにより各素子間を分離して全
面をSiO2 等の絶縁膜44で覆う。この後図4(b)
に示すように、これら素子の上部に多結晶シリコン支持
体層45を堆積し、次いで図4(c)に示すようにシリ
コン基板41を研磨やエッチング等により各素子が完全
に分離されるまで削り落してその表面を絶縁膜46で覆
う。この後図4(d)に示すように、絶縁膜46側に再
度多結晶シリコン支持体層47を堆積する。そして図4
(e)に示すように、支持体層45をエッチング除去し
て誘電体分離された素子を得る。Many dielectric isolation methods that do not use an insulating substrate such as sapphire have been proposed so far. One example thereof will be described with reference to FIG. First, as shown in FIG.
An element in which a desired diffusion layer 43 (43 1 , 43 2 ) is formed on a silicon single crystal layer 42 (42 1 , 42 2 ) formed on a silicon single crystal substrate 41 by an epitaxial method is manufactured, and further, by mesa etching. The elements are separated from each other and the entire surface is covered with an insulating film 44 such as SiO 2 . After this, FIG. 4 (b)
As shown in FIG. 4, a polycrystalline silicon support layer 45 is deposited on these elements, and then the silicon substrate 41 is ground by polishing or etching as shown in FIG. 4C until each element is completely separated. It is dropped and the surface is covered with the insulating film 46. Thereafter, as shown in FIG. 4D, a polycrystalline silicon support layer 47 is deposited again on the insulating film 46 side. And Figure 4
As shown in (e), the support layer 45 is removed by etching to obtain a dielectrically separated element.
【0005】この様な従来の方法での最大の問題は、支
持体層の形成が必須である点にある。支持体層の堆積や
除去等の余分な工程が必要なだけでなく、例えば良く使
われる多結晶シリコンの場合でも、堆積速度が遅いため
に、研磨等の工程に耐え得る充分な厚さを得るために非
常に長い時間を要する。支持体層の堆積工程を省略する
目的で、例えば図4(c)の工程で素子分離を終了し、
素子の裏面から配線を取り出すことも提案されている。
しかしこの方法は、配線構造が複雑になり種々の制約条
件が新たに加わる。また支持体としてシリコン基板等を
酸化物やガラスなどの接着層を介して張付ける方法も提
案されてるが(特開昭53−30283号公報,特開昭
48−100081号公報,特開昭51−21793号
公報,特開昭53−128285号公報,特開昭53−
30284号公報など)、この方法では、1300℃を
超える温度が必要であったり10kg/cm2 以上の高い圧
力が必要であった。この様な条件では、クリープなどに
より基板に変形を生じたり、素子領域に形成された拡散
層の不純物分布が変化する等の不都合が生じる。また特
公昭39−17869号公報,特公昭50−13155
号公報に記載されている様に接合面間に酸化膜を成長さ
せながら接着を行う方法もあるが、基板全体の均一的な
接合を考えると、大面積にわたって均一良好な接合が得
にくいものである。更に外力による圧力を印加して熱圧
着する方法もあるが(特開昭51−150282号公
報,特公昭49−45195号公報,特公昭48−40
372号公報など)、圧力印加は前述のごとく好ましく
ない。The biggest problem with such a conventional method is that the formation of a support layer is essential. Not only extra steps such as deposition and removal of the support layer are required, but also in the case of commonly used polycrystalline silicon, since the deposition rate is slow, a sufficient thickness to withstand the steps such as polishing is obtained. It takes a very long time. For the purpose of omitting the step of depositing the support layer, for example, element isolation is completed in the step of FIG.
It has also been proposed to take out the wiring from the back surface of the device.
However, in this method, the wiring structure becomes complicated and various constraints are newly added. A method of attaching a silicon substrate or the like as a support through an adhesive layer such as oxide or glass has been proposed (Japanese Patent Laid-Open Nos. 53-30283, 48-10081, and 51). -21793, JP-A-53-128285, JP-A-53-
30284, etc.), this method requires a temperature higher than 1300 ° C. or a high pressure of 10 kg / cm 2 or more. Under such a condition, the substrate may be deformed due to creep or the like, and the impurity distribution of the diffusion layer formed in the element region may be changed. Also, Japanese Patent Publication No. 39-17869 and Japanese Patent Publication No. 50-13155.
Although there is a method of bonding while growing an oxide film between the bonding surfaces as described in Japanese Patent Publication, considering uniform bonding of the entire substrate, it is difficult to obtain uniform and good bonding over a large area. is there. Further, there is also a method of applying pressure by an external force to perform thermocompression bonding (JP-A-51-150282, JP-B-49-45195, JP-B-48-40).
No. 372), and pressure application is not preferable as described above.
【0006】[0006]
【発明が解決しようとする課題】本発明は、上記した点
に鑑みなされたもので、簡便な工程で信頼性の高い誘電
体分離を可能とした半導体装置の製造方法を提供するこ
とを目的とする。SUMMARY OF THE INVENTION The present invention has been made in view of the above points, and an object thereof is to provide a method of manufacturing a semiconductor device capable of highly reliable dielectric isolation in a simple process. To do.
【0007】[0007]
【課題を解決するための手段及び作用】本発明は、二枚
の半導体単結晶基板の表面が充分平滑に鏡面研磨されて
いる時、その研磨面同士を充分に清浄な雰囲気下で直接
密着させることにより強固な基板接合体が得られるとい
う知見に基き、この技術を誘電体分離に適用する。即ち
本発明の骨子は、少なくとも一方の接合すべき面が酸化
膜などの絶縁膜で覆われた二枚の半導体単結晶基板を清
浄な雰囲気下で密着させ200℃以上であって絶縁膜が
溶融しない範囲の温度で実質的に酸化膜などを接合面に
成長せしめることなく熱処理して接合し、接合された半
導体単結晶基板の少なくとも一方に能動素子を形成し、
形成された素子の分離領域の半導体単結晶を接合部の絶
縁膜に達する深さまで除去し、更にこの除去により露出
した半導体単結晶に酸化膜などの絶縁膜を形成すること
で素子分離を行なう。According to the present invention, when the surfaces of two semiconductor single crystal substrates are mirror-polished to be sufficiently smooth, the polished surfaces are directly adhered to each other in a sufficiently clean atmosphere. This technique is applied to dielectric isolation based on the finding that a strong substrate bonded body can be obtained. That is, the essence of the present invention is that two semiconductor single crystal substrates, at least one surface to be bonded of which is covered with an insulating film such as an oxide film, are brought into close contact in a clean atmosphere to melt the insulating film at 200 ° C. or higher. In a temperature range not to do not heat substantially without growing an oxide film or the like on the bonding surface and bonding, forming an active element on at least one of the bonded semiconductor single crystal substrates,
The element isolation is performed by removing the semiconductor single crystal in the isolation region of the formed element to a depth reaching the insulating film at the junction, and forming an insulating film such as an oxide film on the semiconductor single crystal exposed by this removal.
【0008】本発明によれば、多結晶シリコンなどの支
持体層を堆積したり除去したりする工程用いることな
く、極めて簡便に素子分離を行なった半導体装置を得る
ことができる。しかも基板の接合の高温,高圧を必要と
せず、素子の信頼性を損うこともない。According to the present invention, it is possible to obtain a semiconductor device in which element isolation is performed very easily without using a step of depositing or removing a support layer such as polycrystalline silicon. Moreover, high temperature and high pressure for joining the substrates are not required, and the reliability of the element is not impaired.
【0009】また接合する基板の厚みに制限はないか
ら、素子の耐圧や電力等に応じて基板厚みを選択するこ
とができ、自由度の高い素子設計が可能となる。Since the thickness of the substrates to be bonded is not limited, the substrate thickness can be selected according to the breakdown voltage of the device, the power, etc., and the device can be designed with a high degree of freedom.
【0010】また本発明は、鏡面研磨された二枚の基板
の表面を清浄な雰囲気下で密着させるだけで自力的に接
着が行われることを基本としており、外縁部でわずかに
酸化膜が成長し得るが、接合面全体では実質的に酸化膜
が成長することはない。Further, the present invention is based on the fact that the two mirror-polished substrates are adhered by themselves by simply adhering the surfaces to each other in a clean atmosphere, and an oxide film grows slightly on the outer edge. However, the oxide film does not substantially grow on the entire bonding surface.
【0011】本発明の接合メカニズムは鏡面研磨された
洗浄処理等が施された基板表面にはOH基が存在してお
り、これらの基板を接触させるとOH基同士が結合し基
板がまず自力的に密着され、そして、熱処理により脱水
縮合反応が起こり、水素結合したOH基からH2 Oが抜
けSi−O−Si結合となり、接着がより強固なものと
なると考えられる。According to the bonding mechanism of the present invention, OH groups are present on the surface of the substrate which has been subjected to a mirror-polished cleaning treatment, and when these substrates are brought into contact with each other, the OH groups are bonded to each other so that the substrate is self-supporting. It is considered that a dehydration condensation reaction is caused by the heat treatment, the H 2 O is removed from the hydrogen-bonded OH groups to form a Si—O—Si bond, and the adhesion becomes stronger.
【0012】この様に酸化膜を成長させて接着を行うと
いう技術とは基本的に異なっており、結果として基板全
体にわたって良好かつ均一な接着が実現できる。従って
素子分離を行っても島ごとでの接着状態が異なることに
より特性のバラツキなどがなく、信頼性の高い半導体装
置を得ることができる。This is basically different from the technique of growing an oxide film and performing adhesion, and as a result, good and uniform adhesion can be realized over the entire substrate. Therefore, even if the elements are separated, since the bonding state varies from island to island, there is no characteristic variation and a highly reliable semiconductor device can be obtained.
【0013】[0013]
【実施例】以下に本発明の実施例を説明する。EXAMPLES Examples of the present invention will be described below.
【0014】図1(a)に示すように、第1のシリコン
単結晶基板11と第2のシリコン単結晶基板12を用意
する。この例では、第2のシリコン基板12の表面に、
例えば熱酸化による酸化膜等の絶縁膜13が形成されて
いる。これらの基板の相対向する面は鏡面研磨されてい
る。これらの基板11,12を図1(b)に示すように
密着させ200℃以上の温度で熱処理して接合させる。
室温で密着させるだけでもかなりの接合強度が得られる
が、200℃以上で熱処理することにより、接合強度が
著しく改善される。但し熱処理温度の上限は、クリープ
などを生じないように1300℃とすることが必要であ
る。As shown in FIG. 1A, a first silicon single crystal substrate 11 and a second silicon single crystal substrate 12 are prepared. In this example, on the surface of the second silicon substrate 12,
For example, an insulating film 13 such as an oxide film formed by thermal oxidation is formed. The opposite surfaces of these substrates are mirror-polished. As shown in FIG. 1B, these substrates 11 and 12 are brought into close contact with each other and heat-treated at a temperature of 200 ° C. or more to join them.
Although a considerable bonding strength can be obtained only by bringing them into close contact at room temperature, heat treatment at 200 ° C. or higher significantly improves the bonding strength. However, the upper limit of the heat treatment temperature is required to be 1300 ° C. so that creep or the like does not occur.
【0015】このように形成された基板接合体のうち、
本実施例では基板12に素子を形成する。そのために図
1(c)に示すように、基板12を必要な厚さになるま
で研磨,エッチング等により削り取る。素子によっては
この工程は不要である。この後図1(d)に示すよう
に、必要な拡散層14(141 ,142 )を形成し、素
子分離領域を絶縁膜13に達する深さまでメサエッチン
グして、各素子領域を島状に分離する。そして素子形成
された基板全面にSiO2 やSi3 N4 等の絶縁膜15
を形成して、各素子が完全に誘電体で包まれて分離され
た状態を得る。この後は図示しないが必要な配線を施し
て所望の半導体装置が完成する。Of the substrate bonded bodies thus formed,
In this embodiment, elements are formed on the substrate 12. For that purpose, as shown in FIG. 1C, the substrate 12 is ground and polished to a required thickness. Depending on the device, this step is unnecessary. Thereafter, as shown in FIG. 1D, necessary diffusion layers 14 (14 1 and 14 2 ) are formed, and the element isolation regions are mesa-etched to a depth reaching the insulating film 13, so that each element region is island-shaped. To separate. Then, an insulating film 15 such as SiO 2 or Si 3 N 4 is formed on the entire surface of the substrate on which the elements are formed.
To obtain a state in which each element is completely covered with a dielectric and separated. Thereafter, although not shown, necessary wiring is provided to complete a desired semiconductor device.
【0016】以上のようにして本実施例によれば、信頼
性の高い誘電体分離構造の半導体装置を簡単に作ること
ができる。As described above, according to this embodiment, a highly reliable semiconductor device having a dielectric isolation structure can be easily manufactured.
【0017】本発明の最大の特徴は、半導体単結晶基板
を直接接合する点にある。この接合の機構は未だ明らか
でないが、200℃程度の熱処理で接合強度が極めて大
きくなっていることから、基板表面に形成される薄い親
水性の自然酸化膜が接合に関与していると考えられる。
例えば石英ガラスなどの表面にこの様な層が形成されて
いることは良く知られているし、またシリコン基板も空
気中で速やかに自然酸化膜で覆われることは知られてい
る。The greatest feature of the present invention is that the semiconductor single crystal substrates are directly bonded. Although the mechanism of this bonding is not yet clear, it is considered that the thin hydrophilic natural oxide film formed on the substrate surface is involved in the bonding because the bonding strength is extremely increased by the heat treatment at about 200 ° C. .
For example, it is well known that such a layer is formed on the surface of quartz glass or the like, and it is also known that a silicon substrate is quickly covered with a natural oxide film in the air.
【0018】本発明に於ける基板接合状態を知るため、
図2に示すような評価素子を形成して実験を行なった。
図2において、21,22はいずれも厚み2mm,直径1
0mmのシリコン単結晶基板であり、基板21は中央部に
貫通孔が形成され、基板22は中央部に残りの厚みが2
00μm程度となるように凹部が形成されている。こ様
な基板の一方に1μmの酸化膜23が形成された状態
で、実施例と同様にして基板同士を直接接合して評価素
子とした。そして図の矢印で示す方向に油圧Pを加えて
素子を破壊させ、素子の接合時の熱処理温度と破壊強度
の関係を調べた。図4はその結果である。200℃以下
では破壊圧は5kg/cm2 未満で接合部が剥がれるのに対
し、200℃以上では強度が急激に増大し、しかもその
破壊は結晶自体の破壊であった。In order to know the substrate bonding state in the present invention,
An experiment was conducted by forming an evaluation element as shown in FIG.
In FIG. 2, reference numerals 21 and 22 each have a thickness of 2 mm and a diameter of 1
It is a silicon single crystal substrate of 0 mm, the substrate 21 has a through hole formed in the center, and the substrate 22 has a remaining thickness of 2 in the center.
The recess is formed to have a thickness of about 00 μm. With the 1 μm oxide film 23 formed on one of the substrates, the substrates were directly bonded to each other in the same manner as in the example to obtain an evaluation element. Then, the element was broken by applying a hydraulic pressure P in the direction shown by the arrow in the figure, and the relationship between the heat treatment temperature and the breaking strength at the time of joining the elements was examined. FIG. 4 shows the result. At 200 ° C or lower, the breaking pressure was less than 5 kg / cm 2 , and the joint part peeled off, whereas at 200 ° C or higher, the strength rapidly increased, and the breaking was the breaking of the crystal itself.
【0019】本発明は上記実施例に限られず、種々の変
形が可能である。例えば、能動素子の拡散層の一部また
は全部を基板接合の前に形成してもよい。特に基板接合
の際の熱処理温度を1000℃程度以下に抑えれば、予
め拡散層を形成しておいてもその後の特性変動の小さい
ものとすることができる。また配線工程を容易にするた
め、図1(e)の後、素子間の溝を絶縁体で埋めたり、
異方性エッチングを用いてメサ溝の形状を最適化するこ
とも可能である。更に二枚の基板の接合すべき面に両方
に絶縁膜を形成しておいてもよいし、接合した基板の両
方に素子を形成してもよい。例えば、2枚の単結晶シリ
コン基板を用意し、これらの基板の接合すべき表面に熱
酸化膜等の絶縁膜をそれぞれ形成した後に密着させ、2
00℃以上の温度で熱処理して接合させる。このように
しても、十分に高い接合強度が得られる。The present invention is not limited to the above embodiment, but various modifications can be made. For example, some or all of the diffusion layers of the active device may be formed before substrate bonding. In particular, if the heat treatment temperature at the time of joining the substrates is suppressed to about 1000 ° C. or less, it is possible to reduce the characteristic variation after the diffusion layer is formed in advance. In addition, in order to facilitate the wiring process, after the FIG.
It is also possible to use anisotropic etching to optimize the shape of the mesa groove. Furthermore, an insulating film may be formed on both surfaces of the two substrates to be joined, or an element may be formed on both of the joined substrates. For example, two single crystal silicon substrates are prepared, and an insulating film such as a thermal oxide film is formed on the surfaces to be bonded of these substrates and then adhered to each other.
Heat treatment is carried out at a temperature of 00 ° C. or higher to bond them. Even in this case, a sufficiently high bonding strength can be obtained.
【0020】[0020]
【発明の効果】本発明によれば、多結晶シリコンなどの
支持体層を堆積したり除去したりする工程用いることな
く、極めて簡便に素子分離を行なった半導体装置を得る
ことができる。しかも基板の接合の高温,高圧を必要と
せず、素子の信頼性を損うこともない。According to the present invention, it is possible to obtain a semiconductor device in which element isolation is extremely easily performed without using a step of depositing or removing a support layer such as polycrystalline silicon. Moreover, high temperature and high pressure for joining the substrates are not required, and the reliability of the element is not impaired.
【図1】 本発明の工程図FIG. 1 is a process chart of the present invention
【図2】 本発明を評価するための評価素子の概略図FIG. 2 is a schematic diagram of an evaluation element for evaluating the present invention.
【図3】 図2の素子を用いた結果を示す特性図FIG. 3 is a characteristic diagram showing results obtained by using the element of FIG.
【図4】 従来の工程図FIG. 4 Conventional process diagram
11…第1のシリコン単結晶基板 12…第2のシリコン単結晶基板 13…絶縁膜 141 ,2 …拡散層 15…絶縁膜11 ... 1st silicon single crystal substrate 12 ... 2nd silicon single crystal substrate 13 ... Insulating film 14 1 , 2 ... Diffusion layer 15 ... Insulating film
───────────────────────────────────────────────────── フロントページの続き (72)発明者 大和田 義明 神奈川県川崎市幸区小向東芝町1番地 株 式会社東芝 総合研究所内 (56)参考文献 特開 昭53−30283(JP,A) 特開 昭53−128285(JP,A) 特公 昭39−17869(JP,B1) 特公 昭49−26455(JP,B1) ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Yoshiaki Owada 1 Komukai Toshiba-cho, Sachi-ku, Kawasaki-shi, Kanagawa Toshiba Research Institute Co., Ltd. (56) Reference JP-A-53-30283 (JP, A) Kai 53-128285 (JP, A) JP 39-17869 (JP, B1) JP 49-26455 (JP, B1)
Claims (1)
合すべき面が絶縁膜で覆われた二枚の半導体単結晶基板
を清浄な雰囲気下で密着させ、実質的に外力による圧力
を加えることなく200℃以上であって前記絶縁膜が溶
融しない範囲の温度で熱処理して接合する工程と、接合
された半導体単結晶基板の少なくとも一方に能動素子を
形成する工程と、形成された素子の分離領域の半導体単
結晶を接合部に介在する前記絶縁膜に達する深さまで除
去する工程と、この工程で露出した半導体単結晶表面に
絶縁膜を形成する工程とを備えたことを特徴とする半導
体装置の製造方法。1. A semiconductor single crystal substrate, the surface of which is mirror-polished and at least one surface to be bonded is covered with an insulating film, is brought into close contact in a clean atmosphere, and a pressure is applied substantially by an external force. Without heat treatment at a temperature in the range of 200 ° C. or higher where the insulating film does not melt, a step of forming an active element on at least one of the joined semiconductor single crystal substrates, and a step of separating the formed element. A semiconductor device comprising: a step of removing a semiconductor single crystal in a region to a depth reaching the insulating film interposed in a junction; and a step of forming an insulating film on the surface of the semiconductor single crystal exposed in this step. Manufacturing method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP28113492A JPH0682753B2 (en) | 1992-09-28 | 1992-09-28 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP28113492A JPH0682753B2 (en) | 1992-09-28 | 1992-09-28 | Method for manufacturing semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12617684A Division JPS615544A (en) | 1984-06-19 | 1984-06-19 | Manufacture of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0613456A JPH0613456A (en) | 1994-01-21 |
JPH0682753B2 true JPH0682753B2 (en) | 1994-10-19 |
Family
ID=17634843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP28113492A Expired - Lifetime JPH0682753B2 (en) | 1992-09-28 | 1992-09-28 | Method for manufacturing semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0682753B2 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4423067C2 (en) * | 1994-07-01 | 1996-05-09 | Daimler Benz Ag | Method of manufacturing an insulated semiconductor substrate |
US6962835B2 (en) | 2003-02-07 | 2005-11-08 | Ziptronix, Inc. | Method for room temperature metal direct bonding |
US7485968B2 (en) | 2005-08-11 | 2009-02-03 | Ziptronix, Inc. | 3D IC method and device |
US9953941B2 (en) | 2015-08-25 | 2018-04-24 | Invensas Bonding Technologies, Inc. | Conductive barrier direct hybrid bonding |
US10840205B2 (en) | 2017-09-24 | 2020-11-17 | Invensas Bonding Technologies, Inc. | Chemical mechanical polishing for hybrid bonding |
US11056348B2 (en) | 2018-04-05 | 2021-07-06 | Invensas Bonding Technologies, Inc. | Bonding surfaces for microelectronics |
US11749645B2 (en) | 2018-06-13 | 2023-09-05 | Adeia Semiconductor Bonding Technologies Inc. | TSV as pad |
US11393779B2 (en) | 2018-06-13 | 2022-07-19 | Invensas Bonding Technologies, Inc. | Large metal pads over TSV |
US11011494B2 (en) | 2018-08-31 | 2021-05-18 | Invensas Bonding Technologies, Inc. | Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics |
US11158573B2 (en) | 2018-10-22 | 2021-10-26 | Invensas Bonding Technologies, Inc. | Interconnect structures |
US11264357B1 (en) | 2020-10-20 | 2022-03-01 | Invensas Corporation | Mixed exposure for large die |
-
1992
- 1992-09-28 JP JP28113492A patent/JPH0682753B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0613456A (en) | 1994-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2685819B2 (en) | Dielectric isolated semiconductor substrate and manufacturing method thereof | |
US5340435A (en) | Bonded wafer and method of manufacturing it | |
JP3237888B2 (en) | Semiconductor substrate and method of manufacturing the same | |
JP2608351B2 (en) | Semiconductor member and method of manufacturing semiconductor member | |
US5034343A (en) | Manufacturing ultra-thin wafer using a handle wafer | |
EP0553857B1 (en) | Process for preparing a semiconductor substrate | |
WO2000044966A1 (en) | Single-crystal material on non-single-crystalline substrate | |
WO2000044966A9 (en) | Single-crystal material on non-single-crystalline substrate | |
JPH07263541A (en) | Dielectric separation substrate and manufacture thereof | |
JPH0682753B2 (en) | Method for manufacturing semiconductor device | |
JPH0312775B2 (en) | ||
JPH0799295A (en) | Fabrication of semiconductor substrate, and semiconductor substrate | |
JPH06275525A (en) | Soi substrate and manufacture thereof | |
JP2699359B2 (en) | Semiconductor substrate manufacturing method | |
JPH05275300A (en) | Method of joining semiconductor wafers | |
JP2552936B2 (en) | Dielectric isolation substrate and semiconductor integrated circuit device using the same | |
JPH0719837B2 (en) | Method for manufacturing semiconductor device | |
JPS60149146A (en) | Manufacture of semiconductor device | |
JPH01302740A (en) | Dielectric isolation semiconductor substrate | |
JPH04199632A (en) | Soi wafer and manufacture thereof | |
JPS6362252A (en) | Manufacture of dielectric isolation substrate | |
JPH0754826B2 (en) | Method for manufacturing semiconductor device | |
JP3165735B2 (en) | Semiconductor substrate manufacturing method | |
JP2517182B2 (en) | Semiconductor substrate and manufacturing method thereof | |
JPH05226464A (en) | Manufacture of joined dielectric isolation wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |