JPH0648876Y2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH0648876Y2
JPH0648876Y2 JP1989088726U JP8872689U JPH0648876Y2 JP H0648876 Y2 JPH0648876 Y2 JP H0648876Y2 JP 1989088726 U JP1989088726 U JP 1989088726U JP 8872689 U JP8872689 U JP 8872689U JP H0648876 Y2 JPH0648876 Y2 JP H0648876Y2
Authority
JP
Japan
Prior art keywords
lead frame
additional function
wiring board
printed wiring
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP1989088726U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0328756U (cs
Inventor
孝司 川久保
雄司 八代
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP1989088726U priority Critical patent/JPH0648876Y2/ja
Publication of JPH0328756U publication Critical patent/JPH0328756U/ja
Application granted granted Critical
Publication of JPH0648876Y2 publication Critical patent/JPH0648876Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1989088726U 1989-07-27 1989-07-27 半導体装置 Expired - Fee Related JPH0648876Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989088726U JPH0648876Y2 (ja) 1989-07-27 1989-07-27 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989088726U JPH0648876Y2 (ja) 1989-07-27 1989-07-27 半導体装置

Publications (2)

Publication Number Publication Date
JPH0328756U JPH0328756U (cs) 1991-03-22
JPH0648876Y2 true JPH0648876Y2 (ja) 1994-12-12

Family

ID=31638322

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989088726U Expired - Fee Related JPH0648876Y2 (ja) 1989-07-27 1989-07-27 半導体装置

Country Status (1)

Country Link
JP (1) JPH0648876Y2 (cs)

Also Published As

Publication number Publication date
JPH0328756U (cs) 1991-03-22

Similar Documents

Publication Publication Date Title
KR960000711B1 (ko) 반도체장치 및 그 제조방법
KR950024311A (ko) 얇은 회로기판과 반도체 장치가 접합되어 있는 열전도성 지지부재를 갖춘 전자 패키지
JPH07297575A (ja) パワーモジュール装置
JPH11312769A (ja) デバイス放熱用のヒートシンクアセンブリ
JP3251323B2 (ja) 電子回路デバイス
JPS62202548A (ja) 半導体装置
JPH10284873A (ja) 半導体集積回路装置およびｉｃカードならびにその製造に用いるリードフレーム
JPH0648876Y2 (ja) 半導体装置
JP2003179181A (ja) 樹脂製配線基板
JPH10242385A (ja) 電力用混合集積回路装置
JPS6220707B2 (cs)
JP4114902B2 (ja) 複合半導体装置
KR20030063178A (ko) 전기 장치
CN115443531A (zh) 功率模组及其制造方法、转换器和电子设备
JP3156630B2 (ja) パワー回路実装ユニット
JPH10261748A (ja) 半導体素子の実装構造
JPH0648875Y2 (ja) 半導体装置
JP2591999Y2 (ja) 集積回路のパッケージの構造
JPH0249731Y2 (cs)
JP3117688B2 (ja) 表面実装用の半導体パッケージ
JP2778790B2 (ja) 半導体装置の実装構造及び実装方法
JPH0442942Y2 (cs)
JP2531852Y2 (ja) ハイブリッドｉｃ用端子構造
JP2879503B2 (ja) 面実装型電子回路装置
JPH06140535A (ja) テープキャリアパッケージ型半導体装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees