JPH06349797A - Grinding-polishing supporting substrate - Google Patents
Grinding-polishing supporting substrateInfo
- Publication number
- JPH06349797A JPH06349797A JP14083393A JP14083393A JPH06349797A JP H06349797 A JPH06349797 A JP H06349797A JP 14083393 A JP14083393 A JP 14083393A JP 14083393 A JP14083393 A JP 14083393A JP H06349797 A JPH06349797 A JP H06349797A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- grinding
- polishing
- carbon
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、特に半導体基板の研削
・研磨時に使用される高強度で、平坦性及び表面精度が
優れた研削・研磨支持用基板に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a substrate for grinding / polishing, which has a high strength and is excellent in flatness and surface accuracy, which is particularly used for grinding / polishing a semiconductor substrate.
【0002】[0002]
【従来の技術】素子を内部に形成したシリコン(Si)
基板又はガリウムヒ素(GaAs)基板等の半導体基板
は、能動層(素子部)を残し、他の部分は素子の動作
上、本来不要である。更に、この不要部分を取り除くこ
とにより、素子性能を大幅に向上することができる。こ
のため、この不要部分を取り除く方法として、半導体基
板の素子側に素子保護用の支持基板を張り付け、半導体
基板の非素子形成部側を研削・研磨し、能動層のみとな
った半導体基板を他の絶縁体基板に張り付けて使用する
SOI(Silicon On Insulator)技術が開発されてい
る。2. Description of the Related Art Silicon (Si) with an element formed inside
A substrate or a semiconductor substrate such as a gallium arsenide (GaAs) substrate leaves an active layer (element portion), and other portions are essentially unnecessary for the operation of the element. Furthermore, by removing this unnecessary portion, the device performance can be greatly improved. For this reason, as a method of removing this unnecessary portion, a supporting substrate for element protection is attached to the element side of the semiconductor substrate, the non-element forming side of the semiconductor substrate is ground / polished, and the semiconductor substrate having only the active layer is removed. SOI (Silicon On Insulator) technology, which is used by sticking to an insulating substrate of the above, has been developed.
【0003】研削・研磨支持用基板としては、半導体基
板の研削・研磨代を精度良く制御する必要から、高平坦
で高平滑な基板が要求されている。また、現状のシリコ
ン基板又はガリウムヒ素基板などの半導体基板には、結
晶方位を明かにするためにオリエンテーションフラット
部が設けられている。更に、素子形成時、基板端部の欠
けを防止することを目的として、基板外周部を丸くする
ベべリング加工が施されており、研削・研磨支持用基板
としては、このような形状の半導体基板と同一形状を有
している必要がある。このため、現状では、研削・研磨
支持用基板として、素子を形成した半導体基板と同一形
状のシリコン基板が主として用いられている。As the grinding / polishing support substrate, a highly flat and highly smooth substrate is required because it is necessary to precisely control the grinding / polishing allowance of the semiconductor substrate. In addition, an existing semiconductor substrate such as a silicon substrate or a gallium arsenide substrate is provided with an orientation flat portion for clarifying the crystal orientation. Further, in order to prevent chipping of the edge of the substrate during element formation, a beveling process for rounding the outer peripheral portion of the substrate is performed. As a substrate for grinding / polishing support, a semiconductor having such a shape is used. It must have the same shape as the substrate. Therefore, at present, a silicon substrate having the same shape as the semiconductor substrate on which the element is formed is mainly used as a substrate for grinding / polishing support.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、半導体
基板の研削・研磨支持用基板としてシリコン基板を用い
た場合、半導体基板に接着した後に研削・研磨を行う
際、異物(研磨剤、各種塵埃)等の噛み込みによりシリ
コン基板表面にクラックが発生し、最悪の場合には、素
子自体を破壊するといった問題点を生じる。However, when a silicon substrate is used as a substrate for grinding / polishing a semiconductor substrate, foreign matter (polishing agent, various dusts) or the like is generated when performing grinding / polishing after adhering to the semiconductor substrate. The biting causes cracks on the surface of the silicon substrate, and in the worst case, the device itself is destroyed.
【0005】本発明はかかる問題点に鑑みてなされたも
のであって、研削・研磨時の異物等の噛み込みに起因し
て支持すべき半導体基板表面にクラックが発生すること
を防止でき、素子の破壊を防止することができる研削・
研磨支持用基板を提供することを目的とする。The present invention has been made in view of the above problems, and it is possible to prevent the occurrence of cracks on the surface of a semiconductor substrate to be supported due to the inclusion of foreign matter or the like during grinding / polishing, and Grinding that can prevent the destruction of
An object is to provide a substrate for polishing support.
【0006】[0006]
【課題を解決するための手段】本発明に係る研削・研磨
支持用基板は、オリエンテーションフラット部を有する
円板状をなし、カーボンにより形成されていることを特
徴する。The substrate for grinding / polishing support according to the present invention is characterized in that it has a disk shape having an orientation flat portion and is made of carbon.
【0007】[0007]
【作用】先ず、本発明者は研削・研磨中の異物の噛み込
みによる半導体基板の破壊を防止するため、各種材質の
基板について破壊状況を調査した。その結果を下記表1
に示す。First, the present inventor investigated the state of destruction of substrates made of various materials in order to prevent the destruction of the semiconductor substrate due to the inclusion of foreign matter during grinding and polishing. The results are shown in Table 1 below.
Shown in.
【0008】[0008]
【表1】 [Table 1]
【0009】試験は異物の噛み込みによる基板破壊を模
擬するために、基板表面に微小な傷(圧痕)を付けるこ
とにより行った。なお、この圧痕はマイクロビッカース
硬度計により圧子を30秒間、3kgの加重で各基板に
押しつけることにより形成した。その後に3点曲げ試験
を実施し、微小な傷(圧痕)の有無による曲げ強度の変
化を測定した。その結果、表1に示すように、強化ガラ
ス基板、結晶化ガラス基板及びシリコン基板において
は、圧痕を付けることにより大幅に曲げ強度が低下して
いる。しかし、カーボン基板の場合には、圧痕無しの場
合が曲げ強度25kg/mm2であるのに対し、圧痕ありの場合
が曲げ強度22kg/mm2であり、圧痕を付けたことによる曲
げ強度の低下は殆ど見られない。つまり、カーボン基板
以外の基板では、圧痕を付けた後の破壊試験により、圧
痕を起点としてクラックが伝播し、破壊強度が低下した
のに対し、カーボン基板の場合には、破壊強度の低下が
殆ど生じないものと考えられる。本願発明はこのような
試験結果から、異物の噛み込みによる素子破壊を防止す
ることができる研削・研磨支持用基板として、カーボン
基板を選択したのである。The test was conducted by imposing minute scratches (indentations) on the surface of the substrate in order to simulate the destruction of the substrate due to the entrapment of foreign matter. The indentation was formed by pressing the indenter against each substrate with a load of 3 kg for 30 seconds using a micro Vickers hardness meter. After that, a three-point bending test was performed to measure changes in bending strength depending on the presence or absence of minute scratches (indentations). As a result, as shown in Table 1, in the tempered glass substrate, the crystallized glass substrate, and the silicon substrate, the bending strength is significantly reduced due to the indentation. However, in the case of a carbon substrate, the bending strength is 25 kg / mm 2 when there is no indentation, whereas the bending strength is 22 kg / mm 2 when there is an indentation. Is hardly seen. In other words, in substrates other than the carbon substrate, the fracture test after making the indentation propagated cracks starting from the indentation, and the fracture strength decreased, whereas in the case of the carbon substrate, the fracture strength almost decreased. It is thought that it will not occur. From the above test results, the present invention selects the carbon substrate as the grinding / polishing support substrate capable of preventing the element destruction due to the entrapment of foreign matter.
【0010】[0010]
【実施例】以下、本発明の実施例について、添付の図面
を参照して具体的に説明する。図1は本発明の実施例に
係る研削・研磨支持用基板を示す平面図、図2は半導体
基板の研削・研磨時の基板断面図である。カーボン基板
1は円板状をなし、その一部にオリエンテーションフラ
ット部2が形成されている。Embodiments of the present invention will be specifically described below with reference to the accompanying drawings. FIG. 1 is a plan view showing a grinding / polishing support substrate according to an embodiment of the present invention, and FIG. 2 is a substrate cross-sectional view at the time of grinding / polishing a semiconductor substrate. The carbon substrate 1 has a disc shape, and an orientation flat portion 2 is formed on a part thereof.
【0011】このカーボン基板1を、能動層3が形成さ
れた半導体基板であるシリコン基板4の研削・研磨に使
用する場合には、図2に示すように、シリコン基板4の
能動層3が設けられている面に、カーボン基板1を接着
する。そして、カーボン基板1を支持部に装着した後、
半導体基板4の能動層3が形成されていない面を研削
し、又は研磨する。When this carbon substrate 1 is used for grinding / polishing a silicon substrate 4 which is a semiconductor substrate on which the active layer 3 is formed, the active layer 3 of the silicon substrate 4 is provided as shown in FIG. The carbon substrate 1 is adhered to the surface on which it is formed. Then, after mounting the carbon substrate 1 on the support portion,
The surface of the semiconductor substrate 4 on which the active layer 3 is not formed is ground or polished.
【0012】次に、本実施例のカーボン基板の作製方法
について説明する。炭化焼成後にガラス質炭素となる熱
硬化性樹脂であるフェノール樹脂をオリエンテーション
フラット部を有する円板状にホットプレス成形する。そ
の後、これを窒素ガス雰囲気中で例えば1500℃の温
度に加熱して予備焼成する。次いで、これを熱間静水圧
加圧装置(HIP)を使用して2600℃に加熱しつ
つ、1800気圧の等方的圧力を加えてHIP処理す
る。得られた成形体に所定のベベリング加工及び表面鏡
面仕上げを施して、例えば表面粗さRaが約10Åの5
インチタイプの研削・研磨支持用基板を作製する。この
際、平坦度は例えば4μmであり、この平坦度は通常の
シリコン基板と同程度のものである。Next, a method of manufacturing the carbon substrate of this embodiment will be described. A phenol resin, which is a thermosetting resin that becomes vitreous carbon after carbonization and firing, is hot-press molded into a disk shape having an orientation flat portion. Then, this is heated to a temperature of, for example, 1500 ° C. in a nitrogen gas atmosphere and pre-baked. Next, this is subjected to HIP treatment by applying an isotropic pressure of 1800 atm while being heated to 2600 ° C. using a hot isostatic press (HIP). The obtained molded body is subjected to predetermined beveling processing and surface mirror finishing, and for example, a surface roughness Ra of about 10Å
An inch type grinding / polishing support substrate is produced. At this time, the flatness is, for example, 4 μm, which is about the same as that of a normal silicon substrate.
【0013】次に、上述の条件で実際に製造したカーボ
ン基板(実施例)を、素子を形成した5インチタイプの
シリコン基板の素子形成側に接着し、シリコン基板の非
素子形成側の面を研削・研磨した結果について説明す
る。また、比較例として、同一形状のシリコン基板を研
削・研磨支持用基板として張り付けたものについて同様
の研削・研磨を実施した。実施例及び比較例の各10枚
の研削・研磨用支持基板について、研削・研磨を連続し
て実施した後、基板を洗浄し、乾燥した。次いで、基板
表面のクラック及び破壊状況を目視により評価した。そ
の結果を下記表2に示す。Next, the carbon substrate (Example) actually manufactured under the above-mentioned conditions is adhered to the element forming side of the 5-inch type silicon substrate on which the element is formed, and the surface of the silicon substrate on the non-element forming side is bonded. The results of grinding and polishing will be described. Further, as a comparative example, the same grinding / polishing was carried out on a silicon substrate having the same shape stuck as a grinding / polishing supporting substrate. Each of the 10 grinding / polishing support substrates of the examples and comparative examples was continuously ground / polished, and then the substrates were washed and dried. Then, the state of cracks and breakage on the substrate surface was visually evaluated. The results are shown in Table 2 below.
【0014】[0014]
【表2】 [Table 2]
【0015】この表2に示すように、研削・研磨支持用
基板としてシリコン基板(比較例)を用いた場合には、
10枚中8枚で研削・研磨支持用基板にクラックが発生
した。また、破壊が認められたものについては、半導体
基板に形成した素子に達するクラックも存在した。しか
し、カーボン基板を用いた場合には、全ての基板及び素
子にクラック及び破壊は認められなかった。As shown in Table 2, when a silicon substrate (comparative example) is used as a substrate for supporting grinding / polishing,
Cracks occurred in the grinding / polishing support substrate in 8 out of 10 substrates. In addition, in the case of destruction, cracks reaching the element formed on the semiconductor substrate also existed. However, when a carbon substrate was used, no cracks or breaks were observed on any of the substrates and devices.
【0016】[0016]
【発明の効果】以上説明したように、本発明に係る研削
・研磨支持用基板は、カーボンを構成材料とするので、
研削・研磨時の異物の噛み込みによる半導体基板の破壊
及び素子の破壊を防止することができる。このため、本
発明は、大幅な素子性能の向上に寄与することができ
る。As described above, since the grinding / polishing supporting substrate according to the present invention uses carbon as a constituent material,
It is possible to prevent breakage of the semiconductor substrate and breakage of the element due to foreign matter being caught during grinding / polishing. Therefore, the present invention can contribute to a significant improvement in device performance.
【図1】本発明の実施例に係る研削・研磨支持用カーボ
ン基板の形状を示す平面図である。FIG. 1 is a plan view showing the shape of a carbon substrate for grinding / polishing support according to an embodiment of the present invention.
【図2】研削・研磨時における基板の断面図を示す。FIG. 2 shows a cross-sectional view of a substrate during grinding / polishing.
1;カーボン基板 2;オリエンテーションフラット部 3;能動層 4;シリコン基板 1; Carbon substrate 2; Orientation flat part 3; Active layer 4; Silicon substrate
Claims (1)
円板状をなし、カーボンにより形成されていることを特
徴する研削・研磨支持用基板。1. A substrate for grinding / polishing support, which has a disk shape having an orientation flat portion and is formed of carbon.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14083393A JPH06349797A (en) | 1993-06-11 | 1993-06-11 | Grinding-polishing supporting substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14083393A JPH06349797A (en) | 1993-06-11 | 1993-06-11 | Grinding-polishing supporting substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH06349797A true JPH06349797A (en) | 1994-12-22 |
Family
ID=15277780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14083393A Pending JPH06349797A (en) | 1993-06-11 | 1993-06-11 | Grinding-polishing supporting substrate |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH06349797A (en) |
-
1993
- 1993-06-11 JP JP14083393A patent/JPH06349797A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7161224B2 (en) | Complete device layer transfer without edge exclusion via direct wafer bonding and constrained bond-strengthening process | |
JP4278441B2 (en) | Semiconductor wafer processing components | |
US5266824A (en) | SOI semiconductor substrate | |
US7892934B2 (en) | SOI substrate and method for manufacturing SOI substrate | |
EP0854500A1 (en) | Method of manufacturing a bonding substrate | |
EP1116800B1 (en) | Sputtering target | |
TWI686279B (en) | Breaking method and breaking device for laminated substrate | |
JPH10321543A (en) | Wafer support and vertical boat | |
JP3239884B2 (en) | Semiconductor substrate manufacturing method | |
JP2003245847A (en) | Working method of sapphire wafer and manufacturing method for electronic equipment | |
JPH1167701A (en) | Manufacture of bonded soi board and protective agent applying apparatus | |
JP2006303329A (en) | Thin plate working method of silicon substrate and working apparatus used for it | |
JPH06349797A (en) | Grinding-polishing supporting substrate | |
JPH08274285A (en) | Soi substrate and manufacture thereof | |
JPH11340769A (en) | Manufacture of glass joined piezoelectric substrate | |
TW201604156A (en) | Laminate substrate dividing method and dividing device | |
KR20090020612A (en) | Method for forming a semiconductor on insulator structure | |
JPH09318476A (en) | Manufacture of capacitance type pressure sensor, and capacitance type pressure sensor by the manufacture | |
JPH0837169A (en) | Method and apparatus for grinding semiconductor substrate and manufacture of semiconductor device | |
JPH1126336A (en) | Laminated semiconductor substrate and its manufacturing method | |
JPH04162630A (en) | Semiconductor substrate | |
JPH11265928A (en) | Wafer sticking plate and method for polishing semiconductor wafer while using the plate | |
JP2602003B2 (en) | Silicon crystal joining method | |
JP4440810B2 (en) | Manufacturing method of bonded wafer | |
JPH07156133A (en) | Scriber |