JPH0625004Y2 - 集積回路 - Google Patents
集積回路Info
- Publication number
- JPH0625004Y2 JPH0625004Y2 JP1987018103U JP1810387U JPH0625004Y2 JP H0625004 Y2 JPH0625004 Y2 JP H0625004Y2 JP 1987018103 U JP1987018103 U JP 1987018103U JP 1810387 U JP1810387 U JP 1810387U JP H0625004 Y2 JPH0625004 Y2 JP H0625004Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- paste
- hole
- lead frame
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
- H10W72/07353—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/331—Shapes of die-attach connectors
- H10W72/334—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Die Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987018103U JPH0625004Y2 (ja) | 1987-02-09 | 1987-02-09 | 集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987018103U JPH0625004Y2 (ja) | 1987-02-09 | 1987-02-09 | 集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63127127U JPS63127127U (enExample) | 1988-08-19 |
| JPH0625004Y2 true JPH0625004Y2 (ja) | 1994-06-29 |
Family
ID=30811476
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987018103U Expired - Lifetime JPH0625004Y2 (ja) | 1987-02-09 | 1987-02-09 | 集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0625004Y2 (enExample) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57162353A (en) * | 1981-03-31 | 1982-10-06 | Nec Corp | Package for semiconductor device |
| JPS59155159A (ja) * | 1983-02-24 | 1984-09-04 | Toshiba Corp | 半導体装置用リ−ドフレ−ム |
-
1987
- 1987-02-09 JP JP1987018103U patent/JPH0625004Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63127127U (enExample) | 1988-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
| JP2569939B2 (ja) | 樹脂封止型半導体装置 | |
| US7008824B2 (en) | Method of fabricating mounted multiple semiconductor dies in a package | |
| US5557842A (en) | Method of manufacturing a semiconductor leadframe structure | |
| JPH08116016A (ja) | リードフレーム及び半導体装置 | |
| JP2956786B2 (ja) | 合成ハイブリッド半導体ストラクチャ | |
| JPS60167454A (ja) | 半導体装置 | |
| JPH0625004Y2 (ja) | 集積回路 | |
| JP2908350B2 (ja) | 半導体装置 | |
| US11804424B2 (en) | Method for fabricating a semiconductor device by using different connection methods for the semiconductor die and the clip | |
| JPS6232622B2 (enExample) | ||
| JPS62296528A (ja) | 樹脂封止型半導体装置 | |
| JPS6035552A (ja) | 半導体装置 | |
| JPH03105950A (ja) | 半導体集積回路のパッケージ | |
| JPS62287657A (ja) | 半導体装置 | |
| JPS63293963A (ja) | 樹脂封止型半導体装置 | |
| JPS6049657A (ja) | 半導体装置 | |
| JPS60149154A (ja) | 半導体装置の製造方法 | |
| JPH0476504B2 (enExample) | ||
| JPH0333068Y2 (enExample) | ||
| JPH0547464Y2 (enExample) | ||
| JPH09129812A (ja) | 半導体装置 | |
| JP2552158Y2 (ja) | リードフレーム | |
| JPS60178636A (ja) | 半導体装置 | |
| JPS61128551A (ja) | 半導体装置用リ−ドフレ−ム |