JPH06232096A - 誘電体平坦化における局部負荷効果の除去 - Google Patents
誘電体平坦化における局部負荷効果の除去Info
- Publication number
- JPH06232096A JPH06232096A JP5330132A JP33013293A JPH06232096A JP H06232096 A JPH06232096 A JP H06232096A JP 5330132 A JP5330132 A JP 5330132A JP 33013293 A JP33013293 A JP 33013293A JP H06232096 A JPH06232096 A JP H06232096A
- Authority
- JP
- Japan
- Prior art keywords
- dielectric layer
- dielectric
- plasma
- polymer
- etch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/06—Planarisation of inorganic insulating materials
- H10P95/062—Planarisation of inorganic insulating materials involving a dielectric removal step
- H10P95/064—Planarisation of inorganic insulating materials involving a dielectric removal step the removal being chemical etching
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US99932792A | 1992-12-31 | 1992-12-31 | |
| US999327 | 1992-12-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH06232096A true JPH06232096A (ja) | 1994-08-19 |
Family
ID=25546198
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5330132A Withdrawn JPH06232096A (ja) | 1992-12-31 | 1993-12-27 | 誘電体平坦化における局部負荷効果の除去 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0607684A3 (enExample) |
| JP (1) | JPH06232096A (enExample) |
| TW (1) | TW243544B (enExample) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4511430A (en) * | 1984-01-30 | 1985-04-16 | International Business Machines Corporation | Control of etch rate ratio of SiO2 /photoresist for quartz planarization etch back process |
| US4545852A (en) * | 1984-06-20 | 1985-10-08 | Hewlett-Packard Company | Planarization of dielectric films on integrated circuits |
| DE68922474T2 (de) * | 1988-12-09 | 1996-01-11 | Philips Electronics Nv | Verfahren zum Herstellen einer integrierten Schaltung einschliesslich Schritte zum Herstellen einer Verbindung zwischen zwei Schichten. |
| JP3092185B2 (ja) * | 1990-07-30 | 2000-09-25 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| US5378318A (en) * | 1992-06-05 | 1995-01-03 | Vlsi Technology, Inc. | Planarization |
-
1993
- 1993-12-14 TW TW082110602A patent/TW243544B/zh active
- 1993-12-15 EP EP93310123A patent/EP0607684A3/en not_active Withdrawn
- 1993-12-27 JP JP5330132A patent/JPH06232096A/ja not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| TW243544B (enExample) | 1995-03-21 |
| EP0607684A2 (en) | 1994-07-27 |
| EP0607684A3 (en) | 1995-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5841196A (en) | Fluted via formation for superior metal step coverage | |
| US4522681A (en) | Method for tapered dry etching | |
| US20080197109A1 (en) | Etch pattern definition using a CVD organic layer as an anti-reflection coating and hardmask | |
| JPWO2000079586A1 (ja) | 半導体集積回路装置の製造方法および半導体集積回路装置 | |
| JPS63104338A (ja) | 複合絶縁層に傾斜のついた開口を形成する方法 | |
| JPH06140396A (ja) | 半導体装置とその製法 | |
| JPH05247673A (ja) | 酸化物部分および窒化物部分を含む被処理体のエッチング方法 | |
| US5167762A (en) | Anisotropic etch method | |
| JPH09104991A (ja) | 等方性シリコンエッチング方法 | |
| US5283208A (en) | Method of making a submicrometer local structure using an organic mandrel | |
| DE69712080T2 (de) | Herstellungsverfahren für eine halbleitervorrichtung | |
| JP2005045176A (ja) | 半導体装置及びその製造方法 | |
| US4624740A (en) | Tailoring of via-hole sidewall slope | |
| US4678540A (en) | Plasma etch process | |
| JP2002515647A (ja) | 高密度プラズマシステムを用いた半導体デバイスの平坦化方法 | |
| TW541618B (en) | Manufacturing method of semiconductor device | |
| US4937643A (en) | Devices having tantalum silicide structures | |
| US4425183A (en) | Metal bevel process for multi-level metal semiconductor applications | |
| JPS63117423A (ja) | 二酸化シリコンのエツチング方法 | |
| US6117764A (en) | Use of a plasma source to form a layer during the formation of a semiconductor device | |
| US6503848B1 (en) | Method of forming a smooth polysilicon surface using a soft etch to enlarge the photo lithography window | |
| US5338395A (en) | Method for enhancing etch uniformity useful in etching submicron nitride features | |
| US9425086B2 (en) | Method of controlling contact hole profile for metal fill-in | |
| JPH06232096A (ja) | 誘電体平坦化における局部負荷効果の除去 | |
| GB2320613A (en) | Interconnect fabrication |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A300 | Application deemed to be withdrawn because no request for examination was validly filed |
Free format text: JAPANESE INTERMEDIATE CODE: A300 Effective date: 20010306 |