JPH0619219Y2 - プログラマブルディレ−回路 - Google Patents
プログラマブルディレ−回路Info
- Publication number
- JPH0619219Y2 JPH0619219Y2 JP1987113031U JP11303187U JPH0619219Y2 JP H0619219 Y2 JPH0619219 Y2 JP H0619219Y2 JP 1987113031 U JP1987113031 U JP 1987113031U JP 11303187 U JP11303187 U JP 11303187U JP H0619219 Y2 JPH0619219 Y2 JP H0619219Y2
- Authority
- JP
- Japan
- Prior art keywords
- delay
- signal
- variable delay
- input signal
- tap
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987113031U JPH0619219Y2 (ja) | 1987-07-23 | 1987-07-23 | プログラマブルディレ−回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987113031U JPH0619219Y2 (ja) | 1987-07-23 | 1987-07-23 | プログラマブルディレ−回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6418836U JPS6418836U (US20080094685A1-20080424-C00004.png) | 1989-01-30 |
JPH0619219Y2 true JPH0619219Y2 (ja) | 1994-05-18 |
Family
ID=31352510
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987113031U Expired - Lifetime JPH0619219Y2 (ja) | 1987-07-23 | 1987-07-23 | プログラマブルディレ−回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0619219Y2 (US20080094685A1-20080424-C00004.png) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647125A (en) * | 1979-09-26 | 1981-04-28 | Toshiba Corp | Delay circuit |
JPS58218230A (ja) * | 1982-06-11 | 1983-12-19 | Fujitsu Ltd | 遅延時間選定回路 |
-
1987
- 1987-07-23 JP JP1987113031U patent/JPH0619219Y2/ja not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647125A (en) * | 1979-09-26 | 1981-04-28 | Toshiba Corp | Delay circuit |
JPS58218230A (ja) * | 1982-06-11 | 1983-12-19 | Fujitsu Ltd | 遅延時間選定回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS6418836U (US20080094685A1-20080424-C00004.png) | 1989-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4962380A (en) | Method and apparatus for calibrating an interleaved digitizer | |
EP0136203B1 (en) | Apparatus for dynamically controlling the timing of signals in automatic test systems | |
US4439046A (en) | Time interpolator | |
JPH01137831A (ja) | アナログーデジタル変換器 | |
US4578772A (en) | Voltage dividing circuit | |
GB2044566A (en) | Calibrating a digital to analogue converter | |
US4820944A (en) | Method and apparatus for dynamically controlling the timing of signals in automatic test systems | |
US8065102B2 (en) | Pulse width measurement circuit | |
EP0353807B1 (en) | Phase detection circuit for stepwise measurement of a phase relation | |
KR900008048B1 (ko) | 타이밍신호 지연회로장치 | |
JPH10145231A (ja) | A/d変換装置及びd/a変換装置におけるデータ補正方法 | |
JPH0619219Y2 (ja) | プログラマブルディレ−回路 | |
US7209937B2 (en) | Method and apparatus for generation of arbitrary mono-cycle waveforms | |
JP2001339282A (ja) | 可変遅延回路及び半導体回路試験装置 | |
US5485115A (en) | Impedance synthesizer | |
US4970515A (en) | Self-calibrating A/D and D/A converter | |
JPH0728735Y2 (ja) | 遅延発生回路 | |
JP3374649B2 (ja) | 可変遅延制御装置 | |
US7146518B2 (en) | Filter circuit with automatic adjustment of cutoff frequency via average signal values | |
JP3084720B2 (ja) | 高周波移相器 | |
JPH0645889A (ja) | 可変遅延回路 | |
JP2703263B2 (ja) | 位相基準信号形成回路装置 | |
JPH03756Y2 (US20080094685A1-20080424-C00004.png) | ||
JPH0578968B2 (US20080094685A1-20080424-C00004.png) | ||
JPH02110387A (ja) | 自動回路テスタ |