JPH0586861B2 - - Google Patents
Info
- Publication number
- JPH0586861B2 JPH0586861B2 JP59270805A JP27080584A JPH0586861B2 JP H0586861 B2 JPH0586861 B2 JP H0586861B2 JP 59270805 A JP59270805 A JP 59270805A JP 27080584 A JP27080584 A JP 27080584A JP H0586861 B2 JPH0586861 B2 JP H0586861B2
- Authority
- JP
- Japan
- Prior art keywords
- package
- external connection
- connection terminals
- semiconductor device
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27080584A JPS61148850A (ja) | 1984-12-24 | 1984-12-24 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27080584A JPS61148850A (ja) | 1984-12-24 | 1984-12-24 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61148850A JPS61148850A (ja) | 1986-07-07 |
JPH0586861B2 true JPH0586861B2 (enrdf_load_stackoverflow) | 1993-12-14 |
Family
ID=17491261
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP27080584A Granted JPS61148850A (ja) | 1984-12-24 | 1984-12-24 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61148850A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5521427A (en) * | 1992-12-18 | 1996-05-28 | Lsi Logic Corporation | Printed wiring board mounted semiconductor device having leadframe with alignment feature |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5516476A (en) * | 1978-07-21 | 1980-02-05 | Fujitsu Ltd | Method of mounting semiconductor device |
-
1984
- 1984-12-24 JP JP27080584A patent/JPS61148850A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61148850A (ja) | 1986-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6246108B1 (en) | Integrated circuit package including lead frame with electrically isolated alignment feature | |
US4744009A (en) | Protective carrier and securing means therefor | |
US4832612A (en) | Protective carrier and securing means therefor | |
US5910885A (en) | Electronic stack module | |
US6407566B1 (en) | Test module for multi-chip module simulation testing of integrated circuit packages | |
JPH0376582B2 (enrdf_load_stackoverflow) | ||
US6177722B1 (en) | Leadless array package | |
EP1081757B1 (en) | Multichip module packaging process for known good die burn-in | |
JPH0586861B2 (enrdf_load_stackoverflow) | ||
JP3214420B2 (ja) | フィルムキャリア型半導体装置及び検査用プローブヘッド並びに位置合わせ方法 | |
US6566610B1 (en) | Stacking multiple devices using direct soldering | |
US5075962A (en) | Method for forming leads | |
JPH01289133A (ja) | 半導体装置の搬送基板およびそれを用いた半導体装置の製造方法 | |
KR940000749B1 (ko) | 테이프캐리어와 그 테스트방법 | |
JPH02199856A (ja) | Ic用パッケージ | |
JPH04127445A (ja) | フィルムキャリア型半導体装置及びその選別法 | |
JPH09115949A (ja) | 位置ずれ検査パターンを有した電子装置およびその検査方法 | |
JP2000292487A (ja) | デバイスキャリア及び水平搬送式オートハンドラ | |
JPH0658987A (ja) | バーンイン基板 | |
JPH02196455A (ja) | 半導体集積回路装置 | |
KR200166710Y1 (ko) | Cob 형 반도체 칩의 번-인 보드 | |
JPS6224160A (ja) | 検査装置 | |
JPH01239950A (ja) | 半導体ウエハ | |
JPH08201466A (ja) | Icソケットの検査装置 | |
JPH0497537A (ja) | 半導体装置の実装方法 |