JPH0583000B2 - - Google Patents

Info

Publication number
JPH0583000B2
JPH0583000B2 JP61154007A JP15400786A JPH0583000B2 JP H0583000 B2 JPH0583000 B2 JP H0583000B2 JP 61154007 A JP61154007 A JP 61154007A JP 15400786 A JP15400786 A JP 15400786A JP H0583000 B2 JPH0583000 B2 JP H0583000B2
Authority
JP
Japan
Prior art keywords
wiring
repair
electrodes
electrode
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61154007A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6310591A (ja
Inventor
Kazuo Hirota
Hideki Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP61154007A priority Critical patent/JPS6310591A/ja
Publication of JPS6310591A publication Critical patent/JPS6310591A/ja
Publication of JPH0583000B2 publication Critical patent/JPH0583000B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP61154007A 1986-07-02 1986-07-02 論理配線基板 Granted JPS6310591A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61154007A JPS6310591A (ja) 1986-07-02 1986-07-02 論理配線基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61154007A JPS6310591A (ja) 1986-07-02 1986-07-02 論理配線基板

Publications (2)

Publication Number Publication Date
JPS6310591A JPS6310591A (ja) 1988-01-18
JPH0583000B2 true JPH0583000B2 (fr) 1993-11-24

Family

ID=15574871

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61154007A Granted JPS6310591A (ja) 1986-07-02 1986-07-02 論理配線基板

Country Status (1)

Country Link
JP (1) JPS6310591A (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593573B2 (ja) * 1976-06-11 1984-01-25 帝人株式会社 延伸仮撚加工における異常処理方法
JPS61131497A (ja) * 1984-11-29 1986-06-19 富士通株式会社 多層プリント基板

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593573U (ja) * 1982-06-30 1984-01-11 富士通株式会社 多層プリント基板

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593573B2 (ja) * 1976-06-11 1984-01-25 帝人株式会社 延伸仮撚加工における異常処理方法
JPS61131497A (ja) * 1984-11-29 1986-06-19 富士通株式会社 多層プリント基板

Also Published As

Publication number Publication date
JPS6310591A (ja) 1988-01-18

Similar Documents

Publication Publication Date Title
US4453176A (en) LSI Chip carrier with buried repairable capacitor with low inductance leads
US4150421A (en) Multi-layer printed circuit board
US5841414A (en) Liquid crystal display device
US4812742A (en) Integrated circuit package having a removable test region for testing for shorts and opens
JP2860651B2 (ja) 不良印刷回路基板ユニットを具備する半導体パッケージ用印刷回路基板ストリップの再生方法及びこれを用いる半導体パッケージの製造方法
US6561410B2 (en) Low cost and high speed 3 load printed wiring board bus topology
US6416333B1 (en) Extension boards and method of extending boards
US4894708A (en) LSI package having a multilayer ceramic substrate
JPH0583000B2 (fr)
JP2959542B2 (ja) 半導体装置
CA2103328C (fr) Dispositifs a cartes de circuits electroniques
JP2837521B2 (ja) 半導体集積回路装置およびその配線変更方法
JP2738232B2 (ja) プリント基板
JPS61131497A (ja) 多層プリント基板
JPS63107056A (ja) 多層配線基板
JPH03142943A (ja) 半導体装置とプリント配線板構造の組合せ
JPS60160641A (ja) リ−ドレスパツケ−ジｉｃの基板実装方法
US4959555A (en) Interconnection medium
JPH0521927A (ja) 平面回路板を用いたハーネス回路の接続方法
US6560760B1 (en) Automatic cell placement method
JPS6225437A (ja) 多層配線基板
JP2541643B2 (ja) 両面実装用多層プリント配線基板
JPH1051147A (ja) 分岐配線部品および配線構造
JPS58112380A (ja) 回路パタ−ン改修方法
JPH0232788B2 (ja) Icchitsuputosaiyokiban