JPH0582968A - Multilayered printed wiring board - Google Patents

Multilayered printed wiring board

Info

Publication number
JPH0582968A
JPH0582968A JP23965491A JP23965491A JPH0582968A JP H0582968 A JPH0582968 A JP H0582968A JP 23965491 A JP23965491 A JP 23965491A JP 23965491 A JP23965491 A JP 23965491A JP H0582968 A JPH0582968 A JP H0582968A
Authority
JP
Japan
Prior art keywords
hole
printed wiring
wiring board
conductive circuit
inner layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23965491A
Other languages
Japanese (ja)
Inventor
Yoshinori Urakuchi
良範 浦口
Katsuo Okuyama
勝男 奥山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP23965491A priority Critical patent/JPH0582968A/en
Publication of JPH0582968A publication Critical patent/JPH0582968A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To obtain a multilayered printed wiring board provided with a through-hole the wall surface of which is not damaged by the pre-processing for plating the through hole. CONSTITUTION:In this multilayered printed wiring board which is constituted by putting an internal-layer material 1 on which a conductive circuit 2 is formed between external-layer substrates 3 respectively provided with conductive circuits 4 on their surfaces, lands 5 which are connected to the conductive circuits 2 and lands 7 which are not connected to the conductive circuits 2 are formed on both surfaces of the material 1 where a through-hole 8 is formed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、電子部品、電気部分の
実装に用いられる多層プリント配線板に関する。特に小
径を有する多層プリント配線板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board used for mounting electronic parts and electric parts. In particular, it relates to a multilayer printed wiring board having a small diameter.

【0002】[0002]

【従来の技術】近年、プリント配線板には電子部品がま
すます高密度に実装される様になって来ている。このた
めに微細な回路パタ−ンあるいは、微小な穴が精度良く
加工された多層プリント配線板が要求されてきている。
特開昭62-287696 号公報に板厚の約半分づつを互いに反
対面から穿孔する微細な孔明け加工方法が開示されてい
る。また、スルホールの直径が0.35mm以下の場合に、従
来の通常のスルホール加工条件はより制限的に適用しな
けれがならない。
2. Description of the Related Art In recent years, electronic parts have been mounted on printed wiring boards in an even higher density. For this reason, there has been a demand for a multilayer printed wiring board in which fine circuit patterns or fine holes are accurately processed.
Japanese Unexamined Patent Publication (Kokai) No. 62-287696 discloses a fine perforating method in which about half of the plate thickness is punched from mutually opposite surfaces. Further, when the diameter of the through hole is 0.35 mm or less, the conventional ordinary through hole processing conditions should be applied more restrictively.

【0003】図3に従来法によって穿孔された多層プリ
ント配線板のスルホール部分の断面図を示す。多層プリ
ント配線板は導電回路2を表面に配設した内層材1とこ
の内層材1をはさむように外層基板3、3が両側に配設
されている。この外層基板3、3の表面にも導電回路
4、4が配設されている。外層基板3の導電回路4と内
層材1の導電回路2を導通する目的で、それぞれのラン
ド5、6を貫通するスルホール8及びその壁面にめっき
層9が形成される。
FIG. 3 shows a cross-sectional view of a through hole portion of a multilayer printed wiring board punched by a conventional method. In the multilayer printed wiring board, an inner layer material 1 having a conductive circuit 2 arranged on the surface and outer layer substrates 3 and 3 sandwiching the inner layer material 1 are arranged on both sides. Conductive circuits 4 and 4 are also provided on the surfaces of the outer layer substrates 3 and 3. In order to electrically connect the conductive circuit 4 of the outer layer substrate 3 and the conductive circuit 2 of the inner layer material 1, a through hole 8 penetrating each land 5, 6 and a plating layer 9 are formed on the wall surface thereof.

【0004】[0004]

【発明が解決しようとする課題】スルホールの径が小さ
くなってくると、スルホールめっき前の処理としてスル
ホール加工で生じたレジンスミアや切削屑を取り除く目
的で超音波や高圧水洗あるいはホーニングが行われる。
しかし、これらの方法でも除去できないことがあり、デ
スミア処理のウエット方法としてアルカリ性過マンガン
酸塩溶液による方法がおこなわれる。この時、スルホー
ル壁面に導電回路2と接続するランド5又は、及び独立
するランド(図示せず)のない内層材の部分10に穿孔
されたスルホール壁面は樹脂含有率が他のスルホール壁
面部分に比べ多いため、前処理・スミア除去・後処理か
らなるアルカリ性過マンガン酸塩溶液による一連のデス
ミア処理によって削り取られ現象が生じスルホールめっ
きの析出性が悪く、スルホールめっき層9が均一に形成
できない。このため接続信頼性が低下する問題を有して
いた。
When the diameter of the through hole becomes smaller, ultrasonic waves, high-pressure water washing or honing are performed as a treatment before through-hole plating for the purpose of removing resin smears and cutting debris generated by through-hole processing.
However, it may not be possible to remove them by these methods, and a method using an alkaline permanganate solution is used as a wet method for the desmear treatment. At this time, the land 5 connected to the conductive circuit 2 on the through-hole wall surface or the through-hole wall surface perforated in the portion 10 of the inner layer material having no independent land (not shown) has a resin content rate higher than that of other through hole wall surface portions. Since the amount is large, a phenomenon occurs in which the metal is scraped off by a series of desmear treatment with an alkaline permanganate solution consisting of pretreatment, smear removal, and posttreatment. Therefore, there is a problem that the connection reliability is reduced.

【0005】そこで、スルホールめっきの前処理によっ
て損傷されないスルホール壁面を有する多層プリント配
線板を提供することにある。
Therefore, it is an object of the present invention to provide a multilayer printed wiring board having a through hole wall surface which is not damaged by the pretreatment of through hole plating.

【0006】[0006]

【課題を解決するための手段】本発明は、前記の問題点
に鑑みなされたものであり、その特徴は表面に導電回路
が形成された内層材と外層基板からなる多層プリント配
線板において、スルホールが形成される箇所の内層材の
両表面にスルホールより大きなランドを有する多層プリ
ント配線板にある。以下に、本発明を図面に基づいて説
明する。なお、本発明はこれら実施例に限定されるもの
でない。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and is characterized by a through hole in a multilayer printed wiring board including an inner layer material having a conductive circuit formed on the surface and an outer layer board. The multilayer printed wiring board has lands larger than the through holes on both surfaces of the inner layer material where the holes are formed. The present invention will be described below with reference to the drawings. The present invention is not limited to these examples.

【0007】[0007]

【実施例】図1は本発明の多層プリント配線板の断面図
であり、図2はスルホール形成前の多層積層板の断面図
である。
1 is a sectional view of a multilayer printed wiring board according to the present invention, and FIG. 2 is a sectional view of a multilayer laminated board before formation of through holes.

【0008】図1の多層プリント配線板は導電回路2を
表面に配設した内層材1とこの内層材1をはさむように
外層基板3、3が両側に配設されている。この外層基板
3の外側表面にも導電回路4が配設されている。外層基
板3の導電回路4と内層材1の一方表面の導電回路2を
導通する目的で、それぞれの導電回路2、4と接続して
いるランド5、6を貫通するスルホール8が穿孔されめ
っき層9が形成されている。また、このスルホール8
は、内層材1のもう一方の表面に形成された独立したラ
ンド7も貫通して穿孔されている。なお、独立したラン
ド7とは同じ表面に形成された導電回路2と接続してい
ないランドである。これらランド5、6、7の形状とし
ては、4角形、円形、楕円形、涙形など特に限定するも
のではなく他の導電回路との絶縁が確保できるスペース
幅を有するものであればよい。
In the multilayer printed wiring board shown in FIG. 1, an inner layer material 1 having a conductive circuit 2 on its surface and outer layer substrates 3 and 3 sandwiching the inner layer material 1 are disposed on both sides. The conductive circuit 4 is also arranged on the outer surface of the outer layer substrate 3. For the purpose of conducting the conductive circuit 4 of the outer layer substrate 3 and the conductive circuit 2 on one surface of the inner layer material 1, through holes 8 penetrating the lands 5 and 6 connected to the respective conductive circuits 2 and 4 are perforated to form a plating layer. 9 is formed. Also, this through hole 8
Is also pierced by passing through an independent land 7 formed on the other surface of the inner layer material 1. The independent land 7 is a land which is formed on the same surface and is not connected to the conductive circuit 2. The shapes of these lands 5, 6, and 7 are not particularly limited, such as a quadrangle, a circle, an ellipse, and a teardrop, as long as they have a space width capable of ensuring insulation with other conductive circuits.

【0009】発明の多層プリント配線板用の多層積層板
は次のようにして作ることができる。基材に樹脂を含浸
し半硬化させて得られるプリプレグを1枚又は、複数枚
重ねてその外側表面に導電回路2となる金属箔を重ね合
わせて成形条件温度140 〜180 ℃、圧力30〜70kg/cm2
で70〜120 分で一次成形して内層材1を作る。この一次
成形の場合、温度は前記樹脂のガラス転移点(以下、T
gと記述する)以下を採用するのが特に好ましい。
The multilayer laminate for the multilayer printed wiring board of the invention can be produced as follows. One or a plurality of prepregs obtained by impregnating a base material with a resin and semi-curing them are stacked, and a metal foil to be the conductive circuit 2 is laid on the outer surface of the prepreg, and the molding condition temperature is 140 to 180 ℃, pressure is 30 to 70 kg / Cm 2
The inner layer material 1 is made by primary molding in 70 to 120 minutes. In the case of this primary molding, the temperature is the glass transition point of the resin (hereinafter, T
It is particularly preferable to employ the following (described as g).

【0010】次に、この内層材1の表面の金属箔に常法
によって導電回路2を形成する。この導電回路2形成時
に、多層積層板から多層プリント配線板に加工する際の
スルホールが穿孔される箇所に、前記導電回路と接続す
るランド又は、及び接続しない独立のランドを必ず設け
る。
Next, the conductive circuit 2 is formed on the metal foil on the surface of the inner layer material 1 by a conventional method. When forming the conductive circuit 2, a land to be connected to the conductive circuit or an independent land not to be connected is always provided at a position where a through hole is formed when processing the multilayer laminated board into a multilayer printed wiring board.

【0011】この内層材1の両面に前記のプリプレグを
1枚又は、複数枚重ねて、さらにその外側両表面に導電
回路4となる金属箔を重ね合わせて成形の条件温度140
〜180 ℃、圧力30〜70kg/cm2 で70〜120 分で2次成形
し外層基板3、3を有する多積層板を作る。
One or a plurality of the above-mentioned prepregs are laminated on both surfaces of the inner layer material 1, and a metal foil to be the conductive circuit 4 is further laminated on both outer surfaces of the prepreg to obtain a molding temperature 140.
Secondary molding is carried out at ˜180 ° C. and pressure of 30˜70 kg / cm 2 for 70˜120 minutes to make a multi-layer board having outer layer substrates 3, 3.

【0012】上記の多層積層板を作るのに用いる材料と
して、樹脂はエポキシ樹脂、ポリイミド樹脂、フッ素樹
脂、PPO樹脂、不飽和ポリエステル樹脂などの単独お
よびこれらの変性、混合樹脂などを用いることができ
る。また、これらの樹脂に無機フィラ−や有機フィラー
を含むものを用いることもできる。これら樹脂を含浸す
る基材としては、通常は、ガラス布、不織布などが用い
られる。この他、セルロ−ス繊維紙などの有機繊維紙な
ど又は、石英繊維などの無機繊維やポリイミド系の樹脂
繊維などの高耐熱性有機繊維などの織布や不織布をそれ
ぞれ用途に応じて単独及び組合せて用いることができ
る。
As a material used for making the above-mentioned multilayer laminate, epoxy resin, polyimide resin, fluororesin, PPO resin, unsaturated polyester resin and the like can be used alone or modified or mixed resins thereof. .. Moreover, it is also possible to use a resin containing an inorganic filler or an organic filler in these resins. As the base material impregnated with these resins, glass cloth, non-woven cloth and the like are usually used. In addition, organic fiber paper such as cellulose fiber paper or the like, or woven or non-woven fabric such as inorganic fiber such as quartz fiber or high heat resistant organic fiber such as polyimide resin fiber may be used alone or in combination depending on the application. Can be used.

【0013】上記内層材の表面および多層積層板の表面
に配設される金属箔としては、銅、アルミニウム、ニッ
ケル、ステンレスなどの金属箔が、特に銅箔が電気伝導
性の良好な点で好ましい。この場合、電解銅箔、圧延銅
箔いずれでも良く特に限定するものではない。あるい
は、金属箔に回路を形成した上記の金属箔でも良い。
As the metal foil provided on the surface of the inner layer material and the surface of the multi-layer laminate, a metal foil of copper, aluminum, nickel, stainless steel or the like is preferable, and a copper foil is particularly preferable in terms of good electric conductivity. .. In this case, either electrolytic copper foil or rolled copper foil may be used without any particular limitation. Alternatively, the above metal foil in which a circuit is formed on the metal foil may be used.

【0014】図2は本発明のスルホール壁面を有する多
層プリント配線板となるスルホール形成前の多層積層板
の断面図であり、この多層積層板から多層プリント配線
板を作るには、外層基板3の表面の金属箔に所定の導電
回路4を形成し、外層基板3の導電回路4と内層材の一
方表面の導電回路2を導通する目的で、それぞれの導電
回路2と4と接続しているランド5と6を貫通して結ぶ
ように点線で示したスルホール8をドリル加工などによ
って穿孔し、さらにスルホールに生じたレジンスミアや
切削屑などを除去するために、この方法に限定するもの
ではないが、デスミア処理としてたとえばウエット方法
の一つで通常よく使用されるアルカリ性過マンガン酸塩
溶液による方法などを行うことができる。この方法では
高温アルカリまたは溶剤などによるコンデショニング、
アルカリ性過マンガン酸カリウム溶液浸漬、中和(還
元)の3工程を順次行う。
FIG. 2 is a cross-sectional view of a multilayer laminated board before formation of through holes, which is a multilayer printed wiring board having a through hole wall surface of the present invention. To make a multilayer printed wiring board from this multilayer laminated board, the outer layer substrate 3 is Lands connected to the respective conductive circuits 2 and 4 for the purpose of forming a predetermined conductive circuit 4 on the surface metal foil and connecting the conductive circuit 4 of the outer layer substrate 3 and the conductive circuit 2 of one surface of the inner layer material to each other. The through hole 8 indicated by a dotted line so as to connect through 5 and 6 is drilled and drilled to remove resin smears and cutting debris generated in the through hole. As the desmear treatment, for example, a method using an alkaline permanganate solution which is often used in one of wet methods can be used. In this method, conditioning with high temperature alkali or solvent,
Three steps of immersion in an alkaline potassium permanganate solution and neutralization (reduction) are sequentially performed.

【0015】かかる処理によっても、スルホール8が穿
孔される内層材1の箇所で導電回路と接続するスルホー
ルより大きなランド5がない箇所にもスルホールより大
きな独立のランド7が存在するために、スルホール壁面
において樹脂含有率の多くなるのを阻止することができ
る。このため、前記デスミア処理で樹脂部分が削り取ら
れるのを防止することができる。したがって、スルホー
ルに均一なめっき層9を形成することができる。
Even by such a treatment, there is an independent land 7 larger than the through hole at a portion of the inner layer material 1 where the through hole 8 is drilled, and there is no land 5 larger than the through hole connected to the conductive circuit. In the above, it is possible to prevent the resin content from increasing. Therefore, it is possible to prevent the resin portion from being scraped off by the desmear treatment. Therefore, it is possible to form a uniform plating layer 9 on the through hole.

【0016】[0016]

【作用】多層プリント配線板のスルホールが形成される
箇所の内層材の両表面に、内層材の導電回路と接続する
ランド又は、及び接続しないスルホールより大きなラン
ドが形成されているために、スルホールより大きなラン
ドが無い場合に比べ、樹脂含有率の多いスルホール壁面
が連続して続くのを阻止できるのでデスミア処理によっ
て、この樹脂が削る取られることがなくなり、スルホー
ルに均一なめっき層を形成することができる。
Since the land that is connected to the conductive circuit of the inner layer material or the land that is larger than the non-connected through hole is formed on both surfaces of the inner layer material where the through hole is formed in the multilayer printed wiring board, Compared to the case where there is no large land, it is possible to prevent the wall surface of the through-hole with a high resin content from continuing continuously, so the desmear treatment prevents this resin from being scraped off, and it is possible to form a uniform plating layer on the through-hole. it can.

【0017】[0017]

【発明の効果】本発明の多層プリント配線板は、スルホ
ールめっきの前処理によってスルホール壁面が損傷を受
けない。このためスルホールにめっき層を均一に形成す
ることができる。
In the multilayer printed wiring board of the present invention, the through-hole wall surface is not damaged by the pretreatment of through-hole plating. Therefore, the plated layer can be uniformly formed on the through hole.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の多層プリント配線板を示す
断面図。
FIG. 1 is a sectional view showing a multilayer printed wiring board according to an embodiment of the present invention.

【図2】本発明の一実施例でスルホール加工前の多層積
層板を示す断面図。
FIG. 2 is a cross-sectional view showing a multilayer laminated plate before through-hole processing according to an embodiment of the present invention.

【図3】一従来例の多層プリント配線板を示す断面図。FIG. 3 is a cross-sectional view showing a conventional multilayer printed wiring board.

【符号の説明】[Explanation of symbols]

1 内層材 2、4 導電回路 3 外層基板 5、6、7 ランド 8 スルホール 9 めっき層 1 inner layer material 2, 4 conductive circuit 3 outer layer substrate 5, 6, 7 land 8 through hole 9 plating layer

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 表面に導電回路が形成された内層材と外
層基板からなる多層プリント配線板において、スルホー
ルが形成される箇所の内層材の両表面にスルホールより
大きなランドを有することを特徴とする多層プリント配
線板。
1. A multilayer printed wiring board comprising an inner layer material having a conductive circuit formed on the surface and an outer layer substrate, characterized in that the inner layer material at the location where the through hole is formed has a land larger than the through hole. Multilayer printed wiring board.
JP23965491A 1991-09-19 1991-09-19 Multilayered printed wiring board Pending JPH0582968A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23965491A JPH0582968A (en) 1991-09-19 1991-09-19 Multilayered printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23965491A JPH0582968A (en) 1991-09-19 1991-09-19 Multilayered printed wiring board

Publications (1)

Publication Number Publication Date
JPH0582968A true JPH0582968A (en) 1993-04-02

Family

ID=17047921

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23965491A Pending JPH0582968A (en) 1991-09-19 1991-09-19 Multilayered printed wiring board

Country Status (1)

Country Link
JP (1) JPH0582968A (en)

Similar Documents

Publication Publication Date Title
JPS59175796A (en) Method of producing multilayer printed circuit board
JPH0582968A (en) Multilayered printed wiring board
Castaldi et al. Limits of copper plating in high aspect ratio microvias
JP2007095910A (en) Manufacturing method of wiring board
KR100632579B1 (en) How to Form Via Holes in Printed Circuit Boards
JPH0946042A (en) Circuit forming method in printed wiring board
JP3288290B2 (en) Multilayer printed wiring board
JP2000049440A (en) Manufacture of printed wiring multilayer board
JP2000036662A (en) Manufacture of build-up multilayer interconnection board
KR20170047688A (en) Printed circuit board and method for manufacturing the same
JPH0818228A (en) Manufacture of multi-layer printed board
JPH09326565A (en) Multilayer printed wiring board and manufacture thereof
JPS62128596A (en) Manufacture of rigid multilayer printed circuit substrate
JPH0541580A (en) Multilayer circuit board
JPH045889A (en) Printed wiring board
JPH10270853A (en) Manufacture of printed wiring board
JPH04119691A (en) Manufacture of wiring board
JPH0464434A (en) Thermosetting resin laminated sheet
JP2005251926A (en) Circuit board and method for manufacturing the same
JP2001332855A (en) Method for manufacturing multi-layered wiring board
JP2007088230A (en) Flex-rigid printed wiring board
JPH0744341B2 (en) Blind through-hole printed wiring board manufacturing method
JP2002043741A (en) Manufacturing method of printed wiring board
JPH11274740A (en) Multilayer printed wiring board with external terminal on side face and manufacture thereof
JP2000151073A (en) Manufacturing wiring board