JPH0582657A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH0582657A
JPH0582657A JP23853991A JP23853991A JPH0582657A JP H0582657 A JPH0582657 A JP H0582657A JP 23853991 A JP23853991 A JP 23853991A JP 23853991 A JP23853991 A JP 23853991A JP H0582657 A JPH0582657 A JP H0582657A
Authority
JP
Japan
Prior art keywords
insulating film
film
wiring
dye
photoresist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23853991A
Other languages
Japanese (ja)
Other versions
JP2739787B2 (en
Inventor
Shinya Matsubara
信也 松原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP3238539A priority Critical patent/JP2739787B2/en
Publication of JPH0582657A publication Critical patent/JPH0582657A/en
Application granted granted Critical
Publication of JP2739787B2 publication Critical patent/JP2739787B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

PURPOSE:To enhance the reliability of the title device by eliminating that a photoresist pattern used to open a through hole is collapsed near the stepped part of a lower-layer interconnection. CONSTITUTION:A semiconductor substrate is provided with the following: a composite insulating film, as an insulating film, which is composed of a combination of a plurality of kinds of insulating films 3, 4, 5; and a pigment-containing coating film 6, as one constituent element of the composite insulating film, which contains a pigment which absorbes the wavelength of light used for photolithographic exposure. Thereby, since a through hole having a desired opening shape can be obtained in the composite insulating film, an effect that the high density of the title device is achieved can be obtained.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の配線回路形
成にかかり、特に異種層配線の電気的接続をとるための
絶縁膜の開口方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wiring circuit formation of a semiconductor device, and more particularly to a method of opening an insulating film for electrically connecting different layer wirings.

【0002】[0002]

【従来の技術】従来の半導体装置は図5に示すようにト
ランジスタや抵抗などの素子が形成されている半導体基
板の上に、素子間の電子回路を形成する第1の配線21
を形成し、第1の配線21の上層に第1の絶縁膜23を
形成し、第1の絶縁膜23の上層に第2の配線22を形
成している。第1の絶縁膜23は通常、数種類の材質の
膜を複合させて形成している。第2の配線22の上層に
第2の絶縁膜24を形成し、その上層に酸化ケイ素含有
溶液を塗布し、低温焼成して得られる塗布形成膜26を
形成する。さらにその上層に第3の絶縁膜25を形成す
る。第2の配線22とその上層の第3の配線との電気的
接続をとるため第2の絶縁膜24と塗布形成膜26と第
3の絶縁膜25から成る複合膜(以下複合絶縁膜と称す
る)に開口する。手順としては第3の絶縁膜25の上に
ポジ型のフォトレジスト膜27を塗布法を用いて形成
し、上方から開口する領域のみに光が当たるよう他領域
をマスクして露光し、現像液により感光領域のフォトレ
ジスト膜27を除去する。その次にエッチング性ガスを
用いたドライエッチングにより所望の開口形状を複合実
装時にあけていた。
2. Description of the Related Art As shown in FIG. 5, a conventional semiconductor device has a first wiring 21 for forming an electronic circuit between elements on a semiconductor substrate on which elements such as transistors and resistors are formed.
Is formed, the first insulating film 23 is formed on the upper layer of the first wiring 21, and the second wiring 22 is formed on the upper layer of the first insulating film 23. The first insulating film 23 is usually formed by combining films of several kinds of materials. A second insulating film 24 is formed on the upper layer of the second wiring 22, a silicon oxide-containing solution is applied to the upper layer of the second insulating film 24, and a coating formation film 26 obtained by firing at low temperature is formed. Further, a third insulating film 25 is formed thereover. A composite film (hereinafter referred to as a composite insulating film) including a second insulating film 24, a coating forming film 26, and a third insulating film 25 for electrically connecting the second wiring 22 and the third wiring above the second wiring 22. ). As a procedure, a positive type photoresist film 27 is formed on the third insulating film 25 by a coating method, the other region is masked so that the light is applied only to the region which is opened from above, and the exposure liquid is developed. Thus, the photoresist film 27 in the photosensitive area is removed. Then, a desired opening shape was opened during composite mounting by dry etching using an etching gas.

【0003】[0003]

【発明が解決しようとする課題】この従来の半導体装置
では第1の配線21によってできる第2の絶縁膜24の
段差が第2の配線22の形状を規定する。第1の配線2
1の上に重なるように位置する第2の配線22の上の複
合絶縁膜に、第1の配線21のふちを跨ぐように開口す
る場合の断面図を図5,図6,図8、平面図を図7に示
す。図5はフォトレジスト膜27の上から開口形状のパ
ターンを露光した後の断面図である。所望の露光領域は
上方からの入射光によって露光された第1の感光領域2
8である。第1の配線21のふちの直上の第2の配線2
2は段差にともなって湾曲するので露光時の入射光は第
2の配線22表面で反射し、第2の感光領域29をフォ
トレジスト膜27内を形成する。図6は現像液により感
光部のフォトレジスト膜を除去した後の断面図である。
第2の感光領域29は第1の感光領域28の外側に形成
されるため、現像後のフォトレジスト開口部30は所望
の形状より大きくなり、しかもフォトレジスト開口部の
ふち31は図6の現像後の平面図に示すように不規則と
なる。図8はドライエッチングによる複合絶縁膜開口後
の図である。所望の開口形状より大きく、不規則に形成
されたフォトレジスト開口部30を通してドライエッチ
ングを行なうと、所望より大きく複合絶縁膜が開口さ
れ、第2の配線22より大きく開口した場合には第1の
絶縁膜23までもエッチングされるので著しく断面形状
を悪くし配線の信頼性を低下させる。通常は、意図しな
い第1の絶縁膜のエッチングを避けるため図9のように
第2の配線22を大きくして、不規則なフォトレジスト
の開口部のふち31を第2の配線22からはみ出さない
ようにしている。複合絶縁膜に3μm角の開口をしよう
とするとき、露光時の反射による3μmの開口増大を考
えて第2の配線22の大きさを3μm分余分に大きくと
らねばならず、配線の微細化,高密度化に対する大きな
障害となっていた。
In this conventional semiconductor device, the step of the second insulating film 24 formed by the first wiring 21 defines the shape of the second wiring 22. First wiring 2
5, FIG. 6, FIG. 8 is a cross-sectional view in the case where an opening is formed in the composite insulating film on the second wiring 22 that is positioned so as to overlap with 1 so as to straddle the edge of the first wiring 21. The figure is shown in FIG. FIG. 5 is a cross-sectional view after the opening-shaped pattern is exposed from above the photoresist film 27. The desired exposure area is the first photosensitive area 2 exposed by the incident light from above.
8 The second wiring 2 immediately above the edge of the first wiring 21
Since 2 is curved with a step, incident light at the time of exposure is reflected on the surface of the second wiring 22 to form a second photosensitive region 29 in the photoresist film 27. FIG. 6 is a cross-sectional view after removing the photoresist film on the photosensitive portion with a developing solution.
Since the second photosensitive area 29 is formed outside the first photosensitive area 28, the photoresist opening 30 after development becomes larger than the desired shape, and the edge 31 of the photoresist opening is the edge 31 of FIG. It becomes irregular as shown in the later plan view. FIG. 8 is a diagram after opening the composite insulating film by dry etching. When dry etching is performed through the photoresist openings 30 which are larger than the desired opening shape and are irregularly formed, the composite insulating film is opened larger than desired, and when the opening is larger than the second wiring 22, the first insulating film is formed. Since the insulating film 23 is also etched, the cross-sectional shape is significantly deteriorated and the reliability of the wiring is reduced. Normally, in order to avoid unintended etching of the first insulating film, the second wiring 22 is enlarged as shown in FIG. 9 so that the edge 31 of the irregular photoresist opening is protruded from the second wiring 22. I try not to. When an opening of 3 μm square is to be formed in the composite insulating film, the size of the second wiring 22 must be increased by 3 μm in consideration of the increase of the opening of 3 μm due to reflection at the time of exposure. It was a big obstacle to high density.

【0004】[0004]

【課題を解決するための手段】本発明の半導体装置は、
複数の絶縁膜の組み合わせからなる複合絶縁膜を有して
おり、この複合絶縁膜の1つの構成要素としてフォトリ
ソグラフィーの露光に使用する光の波長を吸収する色素
を含有した色素含有塗布形成膜を有している。
The semiconductor device of the present invention comprises:
A composite insulating film composed of a combination of a plurality of insulating films is provided, and a dye-containing coating forming film containing a dye that absorbs the wavelength of light used for photolithography exposure is provided as one component of the composite insulating film. Have

【0005】[0005]

【実施例】次に本発明について図面を参照して説明す
る。
The present invention will be described below with reference to the drawings.

【0006】図1は本発明の一実施例の断面図である。
素子が形成されている半導体基板20の上に素子間の電
子回路を形成する第1の配線1を形成し、第1の配線1
の上層にシリコン酸化膜やシリコン窒化膜の第1の絶縁
膜3を形成し、第1の絶縁膜3の上層に第2の配線2を
形成する。第2の配線2の上層にシリコン酸化膜やシリ
コン窒化膜の第2の絶縁膜4を形成する。第2の絶縁膜
4の上層に酸化チタンと酸化鉛の混合物である黄色色素
であるチタン黄を混入させた酸化ケイ素含有溶液を塗布
して低温で焼成した色素含有塗布形成膜6を形成する。
さらにその上にシリコン酸化膜やシリコン窒化膜の第3
の絶縁膜5を形成する。第2の配線2とその上層である
第3の配線との電気的接続をとるため第2の絶縁膜4と
色素含有塗布形成膜6と第3の絶縁膜5からなる複合膜
(以下色素含有複合絶縁膜と称する)に開口する。手順
としては、第3の絶縁膜5上にポジ型のフォトレジスト
膜7を塗布法を用いて形成し、上方から開口する領域の
みに光が当たるよう他の領域をマスクして露光し、現像
液により感光領域のフォトレジスト膜を除去する。図2
は露光時の光の経路を表わした図である。上方からの入
射光は感光領域8にあるフォトレジスト膜を感光し、非
感光領域9にあるフォトレジスト膜を感光しない、入射
光は、透明な絶縁膜を通過して第2の配線2の表面で反
射する。反射光の多くは再び感光領域8を通過するが段
差部付近では非感光領域内反射光経路10の方向へ向か
う、露光には波長435nmの水銀発振線を用いるが、
非感光領域内反射光経路10に向かう反射光は、波長4
35nm帯を吸収する色素であるチタン黄を含む色素含
有塗布形成膜6を通過する際に吸収されるので、非感光
内反射光経路10内のフォトレジスト膜は感光領域8の
みであり、所望のフォトレジスト形状を得ることができ
る。
FIG. 1 is a sectional view of an embodiment of the present invention.
A first wiring 1 for forming an electronic circuit between the elements is formed on a semiconductor substrate 20 on which the elements are formed.
A first insulating film 3 made of a silicon oxide film or a silicon nitride film is formed on the upper layer, and a second wiring 2 is formed on the upper layer of the first insulating film 3. A second insulating film 4 made of a silicon oxide film or a silicon nitride film is formed on the second wiring 2. A dye-containing coating forming film 6 is formed by applying a silicon oxide-containing solution in which a yellow dye, which is a yellow dye that is a mixture of titanium oxide and lead oxide, is mixed to the upper layer of the second insulating film 4 and firing at a low temperature.
On top of that, a third layer of silicon oxide film or silicon nitride film is formed.
The insulating film 5 is formed. A composite film composed of the second insulating film 4, the dye-containing coating forming film 6 and the third insulating film 5 (hereinafter referred to as dye-containing) in order to electrically connect the second wiring 2 and the upper third wiring. (Referred to as a composite insulating film). As a procedure, a positive type photoresist film 7 is formed on the third insulating film 5 by using a coating method, and the other region is masked so that the light is exposed only from above and exposed, and then developed. The photoresist film in the photosensitive area is removed by a liquid. Figure 2
[Fig. 3] is a diagram showing a path of light at the time of exposure. Incident light from above sensitizes the photoresist film in the photosensitive area 8 and does not sensitize the photoresist film in the non-photosensitive area 9. Incident light passes through the transparent insulating film and the surface of the second wiring 2 Reflect on. Most of the reflected light passes through the photosensitive area 8 again, but in the vicinity of the step portion, it travels in the direction of the reflected light path 10 in the non-exposed area, and a mercury oscillation line having a wavelength of 435 nm is used for exposure.
The reflected light traveling toward the reflected light path 10 in the non-photosensitive region has a wavelength of 4
Since it is absorbed when passing through the dye-containing coating forming film 6 containing titanium yellow which is a dye that absorbs the 35 nm band, the photoresist film in the non-photosensitive internal reflection light path 10 is only the photosensitive region 8, A photoresist shape can be obtained.

【0007】次に本発明の第2の実施例について図面を
参照して説明する。
Next, a second embodiment of the present invention will be described with reference to the drawings.

【0008】図3は第2の実施例の断面および露光時の
光経路を表わした図であり、図4は図3に対応した平面
図である。
FIG. 3 is a view showing a cross section of the second embodiment and a light path at the time of exposure, and FIG. 4 is a plan view corresponding to FIG.

【0009】色素含有複合絶縁膜形成までは第1の実施
例と同じなので省略する。図3は、2本の第1の配線1
に挾まれた中で第2の配線2と第3の配線との電気的接
続をとるための開口をネガ型のフォトレジスト11を用
いて形成する場合を示している。ネガ型のフォトレジス
ト11は感光すると固化する。露光時に入射光が第1の
配線1の段差付近の第2の配線2表面で反射したあと、
反射光がネガ型フォトレジスト膜11内の非感光領域内
反射光経路10へ進む場合、フォトレジスト膜11に到
達する前に色素含有塗布形成膜6により反射光が吸収さ
れるため、非感光領域9は感光されないづ所望の形状を
得ることができる。
The process up to the formation of the dye-containing composite insulating film is the same as that of the first embodiment, and therefore its description is omitted. FIG. 3 shows two first wires 1
2 shows a case where an opening for electrically connecting the second wiring 2 and the third wiring is formed by using the negative type photoresist 11 among the two. The negative photoresist 11 solidifies when exposed to light. After the incident light is reflected on the surface of the second wiring 2 near the step of the first wiring 1 during exposure,
When the reflected light travels to the reflected light path 10 in the non-photosensitive region in the negative photoresist film 11, the dye-containing coating forming film 6 absorbs the reflected light before reaching the photoresist film 11, so that the non-photosensitive region is absorbed. No. 9 is not exposed and can obtain a desired shape.

【0010】[0010]

【発明の効果】以上説明したように本発明は、複合絶縁
膜中の塗布形成膜中に露光時に使用する光の波長を吸収
する色素を含有させることにより、露光時の第2の配線
2表面での反射光を色素含有塗布形成膜によって吸収す
ることができるので、段差の多い複雑な下層形状付近に
でも所望の開口形状を得ることができるという効果を有
する。所望の開口形状が得られるため、従来、意図しな
い第1の絶縁膜23のエッチングを避けるため大きくと
っていた第2の配線22は、大きくとる必要がなくな
り、小さくすることができ信頼性を落とさずに高密度化
できるという効果がある。
As described above, according to the present invention, the coating forming film in the composite insulating film contains a dye that absorbs the wavelength of light used during exposure, so that the surface of the second wiring 2 during exposure is exposed. Since the reflected light at 1 can be absorbed by the dye-containing coating forming film, there is an effect that a desired opening shape can be obtained even in the vicinity of a complicated lower layer shape having many steps. Since the desired opening shape can be obtained, it is not necessary to make the second wiring 22 large, which has been conventionally made large in order to avoid unintended etching of the first insulating film 23, and it is possible to make the second wiring 22 small and reduce the reliability. There is an effect that the density can be increased without the need.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施例の断面図。FIG. 1 is a sectional view of a first embodiment of the present invention.

【図2】本発明の第1の実施例の露光時の光の経路を表
わした図。
FIG. 2 is a diagram showing a light path at the time of exposure according to the first embodiment of the present invention.

【図3】本発明の第2の実施例の断面図。FIG. 3 is a sectional view of a second embodiment of the present invention.

【図4】図3に対応した平面図。FIG. 4 is a plan view corresponding to FIG.

【図5】従来例の露光後の断面図。FIG. 5 is a cross-sectional view of a conventional example after exposure.

【図6】図5の現像後の断面図。FIG. 6 is a sectional view after development of FIG.

【図7】図6に対応した平面図。FIG. 7 is a plan view corresponding to FIG.

【図8】図6のドライエッチング後の断面図。FIG. 8 is a cross-sectional view after dry etching of FIG.

【図9】第2の配線を大きくした従来例の平面図であ
る。
FIG. 9 is a plan view of a conventional example in which a second wiring is enlarged.

【符号の説明】[Explanation of symbols]

1,21 第1の配線 2,22 第2の配線 3,23 第1の絶縁膜 4,24 第2の絶縁膜 5,25 第3の絶縁膜 6 色素含有塗布形成膜 7,27 ポジ型フォトレジスト膜 8 感光領域 9 非感光領域 10 非感光領域内反射光経路 11 ネガ型フォトレジスト膜 12 フォトレジスト開口部 20 半導体基板 26 塗布形成膜 28 第1の感光領域 29 第2の感光領域 30 フォトレジスト開口部 31 フォトレジスト開口部のふち 1,21 First wiring 2,22 Second wiring 3,23 First insulating film 4,24 Second insulating film 5,25 Third insulating film 6 Dye-containing coating forming film 7,27 Positive type photo Resist film 8 Photosensitive region 9 Non-photosensitive region 10 Reflected light path in non-photosensitive region 11 Negative photoresist film 12 Photoresist opening 20 Semiconductor substrate 26 Coating film 28 First photosensitive region 29 Second photosensitive region 30 Photoresist Opening 31 Edge of photoresist opening

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 複数の種類の絶縁膜の組合わせからなる
複合絶縁膜を有する半導体装置において、複合絶縁膜の
1ての構成要素としてフォトリソグラフィーの露光に使
用する光の波長を吸収する色素を含有した色素含有塗布
形成膜を有している半導体装置。
1. A semiconductor device having a composite insulating film composed of a combination of a plurality of types of insulating films, wherein a dye that absorbs a wavelength of light used for exposure of photolithography is used as one component of the composite insulating film. A semiconductor device having a dye-containing coating film.
【請求項2】 前記色素含有形成膜にはチタン化合物を
混合されている請求項1記載の半導体装置。
2. The semiconductor device according to claim 1, wherein the dye-containing film is mixed with a titanium compound.
JP3238539A 1991-09-19 1991-09-19 Semiconductor device Expired - Fee Related JP2739787B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3238539A JP2739787B2 (en) 1991-09-19 1991-09-19 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3238539A JP2739787B2 (en) 1991-09-19 1991-09-19 Semiconductor device

Publications (2)

Publication Number Publication Date
JPH0582657A true JPH0582657A (en) 1993-04-02
JP2739787B2 JP2739787B2 (en) 1998-04-15

Family

ID=17031758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3238539A Expired - Fee Related JP2739787B2 (en) 1991-09-19 1991-09-19 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2739787B2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS498182A (en) * 1972-05-10 1974-01-24
JPS4931282A (en) * 1972-07-21 1974-03-20
JPS61207021A (en) * 1985-03-11 1986-09-13 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Manufacture of integrated circuit
JPH03272131A (en) * 1990-03-22 1991-12-03 Oki Electric Ind Co Ltd Manufacture of semiconductor element
JPH04199850A (en) * 1990-11-29 1992-07-21 Mitsubishi Electric Corp Semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS498182A (en) * 1972-05-10 1974-01-24
JPS4931282A (en) * 1972-07-21 1974-03-20
JPS61207021A (en) * 1985-03-11 1986-09-13 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Manufacture of integrated circuit
JPH03272131A (en) * 1990-03-22 1991-12-03 Oki Electric Ind Co Ltd Manufacture of semiconductor element
JPH04199850A (en) * 1990-11-29 1992-07-21 Mitsubishi Electric Corp Semiconductor device

Also Published As

Publication number Publication date
JP2739787B2 (en) 1998-04-15

Similar Documents

Publication Publication Date Title
US4906552A (en) Two layer dye photoresist process for sub-half micrometer resolution photolithography
US7358111B2 (en) Imageable bottom anti-reflective coating for high resolution lithography
US5656414A (en) Methods of forming tall, high-aspect ratio vias and trenches in photo-imageable materials, photoresist materials, and the like
US5925578A (en) Method for forming fine patterns of a semiconductor device
JP2739787B2 (en) Semiconductor device
TW471119B (en) Self-aligned formation and method for semiconductors
US4581316A (en) Method of forming resist patterns in negative photoresist layer using false pattern
JPS60203941A (en) Treatment of multilayer photoresist
US5506173A (en) Process of fabricating a dielectric film for a semiconductor device
US7026240B2 (en) Method of fabricating a semiconductor device having a photo-sensitive polyimide layer and a device fabricated in accordance with the method
JP3309572B2 (en) Multi-layer wiring formation method
JPS62169446A (en) Semiconductor device and manufacture thereof
JPS589364A (en) Manufacture of solid state color image pickup device
JP3505584B2 (en) Method for manufacturing semiconductor device
EP0504759A1 (en) Photoresist pattern-forming process suitable for integrated circuit production
JPH05136130A (en) Manufacture of semiconductor device
KR100390998B1 (en) Method for forming photoresist pattern of semiconductor device
JPS63151023A (en) Formation of minute opening pattern
JPS59152628A (en) Manufacture of semiconductor device
JPH05299337A (en) Forming method for multilayered resist film
JPH05251332A (en) Manufacture of semiconductor device
JPS636557A (en) Formation of fine pattern
JPH0496231A (en) Multilayer wiring formation method
JPH0569293B2 (en)
JPH04345016A (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19971224

LAPS Cancellation because of no payment of annual fees