JPH0577096B2 - - Google Patents

Info

Publication number
JPH0577096B2
JPH0577096B2 JP63121665A JP12166588A JPH0577096B2 JP H0577096 B2 JPH0577096 B2 JP H0577096B2 JP 63121665 A JP63121665 A JP 63121665A JP 12166588 A JP12166588 A JP 12166588A JP H0577096 B2 JPH0577096 B2 JP H0577096B2
Authority
JP
Japan
Prior art keywords
address
register
control signals
sequence
memory address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63121665A
Other languages
English (en)
Japanese (ja)
Other versions
JPS647145A (en
Inventor
Efu Joisu Toomasu
Pii Kerii Richaado
Shen Jiannkuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Bull Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Inc filed Critical Honeywell Bull Inc
Publication of JPS647145A publication Critical patent/JPS647145A/ja
Publication of JPH0577096B2 publication Critical patent/JPH0577096B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30134—Register stacks; shift registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
JP63121665A 1987-05-19 1988-05-18 Software instruction endowing apparatus method for microprogramming system Granted JPS647145A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/052,108 US4901222A (en) 1987-05-19 1987-05-19 Method and apparatus for backing out of a software instruction after execution has begun

Publications (2)

Publication Number Publication Date
JPS647145A JPS647145A (en) 1989-01-11
JPH0577096B2 true JPH0577096B2 (cg-RX-API-DMAC7.html) 1993-10-26

Family

ID=21975526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63121665A Granted JPS647145A (en) 1987-05-19 1988-05-18 Software instruction endowing apparatus method for microprogramming system

Country Status (8)

Country Link
US (1) US4901222A (cg-RX-API-DMAC7.html)
EP (1) EP0292791B1 (cg-RX-API-DMAC7.html)
JP (1) JPS647145A (cg-RX-API-DMAC7.html)
KR (1) KR930003399B1 (cg-RX-API-DMAC7.html)
AU (1) AU599484B2 (cg-RX-API-DMAC7.html)
CA (1) CA1287177C (cg-RX-API-DMAC7.html)
DE (1) DE3852209T2 (cg-RX-API-DMAC7.html)
NO (1) NO174027C (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101640101B1 (ko) * 2015-03-19 2016-07-18 한국단자공업 주식회사 커넥터용 와이어커버

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5398330A (en) * 1992-03-05 1995-03-14 Seiko Epson Corporation Register file backup queue
US5440703A (en) * 1993-09-20 1995-08-08 International Business Machines Corporation System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified
US6356918B1 (en) 1995-07-26 2002-03-12 International Business Machines Corporation Method and system for managing registers in a data processing system supports out-of-order and speculative instruction execution
JP3480698B2 (ja) 1999-05-27 2003-12-22 兼次 安彦 高温における強度−延性バランスに優れるＣｒ基合金
US9972109B2 (en) * 2015-07-30 2018-05-15 Adobe Systems Incorporated Implementing out of order access to reversal operations in images

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3162841A (en) * 1961-11-14 1964-12-22 Ibm Instruction counter system
US4641305A (en) * 1984-10-19 1987-02-03 Honeywell Information Systems Inc. Control store memory read error resiliency method and apparatus
US4670835A (en) * 1984-10-19 1987-06-02 Honeywell Information Systems Inc. Distributed control store word architecture
JPS623347A (ja) * 1985-06-28 1987-01-09 Yokogawa Hewlett Packard Ltd エラ−回復情報退避方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101640101B1 (ko) * 2015-03-19 2016-07-18 한국단자공업 주식회사 커넥터용 와이어커버

Also Published As

Publication number Publication date
AU599484B2 (en) 1990-07-19
DE3852209D1 (de) 1995-01-12
NO882133D0 (no) 1988-05-16
AU1605288A (en) 1988-11-24
EP0292791A2 (en) 1988-11-30
CA1287177C (en) 1991-07-30
EP0292791A3 (en) 1992-03-25
JPS647145A (en) 1989-01-11
NO174027B (no) 1993-11-22
US4901222A (en) 1990-02-13
EP0292791B1 (en) 1994-11-30
NO882133L (no) 1988-11-21
DE3852209T2 (de) 1995-07-20
KR880014473A (ko) 1988-12-23
KR930003399B1 (ko) 1993-04-26
NO174027C (no) 1994-03-02

Similar Documents

Publication Publication Date Title
US8001359B2 (en) Mapping an N-bit application ported from an M-bit application to an N-bit architecture
JPH0242569A (ja) ベクター処理システムに用いる文脈スイッチング方法及び装置
JPH0564815B2 (cg-RX-API-DMAC7.html)
EP0772819B1 (en) Apparatus and method for efficiently determining addresses for misaligned data stored in memory
US5717910A (en) Operand compare/release apparatus and method for microinstrution sequences in a pipeline processor
US4620274A (en) Data available indicator for an exhausted operand string
US5226132A (en) Multiple virtual addressing using/comparing translation pairs of addresses comprising a space address and an origin address (sto) while using space registers as storage devices for a data processing system
JPH0414385B2 (cg-RX-API-DMAC7.html)
US5687353A (en) Merging data using a merge code from a look-up table and performing ECC generation on the merged data
JPH0577096B2 (cg-RX-API-DMAC7.html)
US4598359A (en) Apparatus for forward or reverse reading of multiple variable length operands
US4608633A (en) Method for decreasing execution time of numeric instructions
US5148530A (en) Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits
US4575795A (en) Apparatus for detecting a predetermined character of a data string
RU2066067C1 (ru) Центральный процессор для многопроцессорной вычислительной системы
US5765221A (en) Method and system of addressing which minimize memory utilized to store logical addresses by storing high order bits within a register
EP0915416B1 (en) System for allowing a two word instruction to be executed in a single cycle and method therefor
JPH0552539B2 (cg-RX-API-DMAC7.html)
JP3132566B2 (ja) 命令先行制御装置
JPH0235331B2 (cg-RX-API-DMAC7.html)
JPH01255933A (ja) 掃出し制御方式
JPH02168332A (ja) データ処理装置
JPH036735A (ja) データ処理装置
JPH01319825A (ja) 情報処理装置
JPS63311438A (ja) ストア命令不一致制御回路