DE3852209T2 - Aufheben eines Software-Befehls in mikroprogrammierten Systemen. - Google Patents

Aufheben eines Software-Befehls in mikroprogrammierten Systemen.

Info

Publication number
DE3852209T2
DE3852209T2 DE3852209T DE3852209T DE3852209T2 DE 3852209 T2 DE3852209 T2 DE 3852209T2 DE 3852209 T DE3852209 T DE 3852209T DE 3852209 T DE3852209 T DE 3852209T DE 3852209 T2 DE3852209 T2 DE 3852209T2
Authority
DE
Germany
Prior art keywords
register
order portion
memory address
responsive
sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3852209T
Other languages
German (de)
English (en)
Other versions
DE3852209D1 (de
Inventor
Thomas F Joyce
Richard P Kelly
Jian-Kuo Shen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE3852209D1 publication Critical patent/DE3852209D1/de
Publication of DE3852209T2 publication Critical patent/DE3852209T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30134—Register stacks; shift registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
DE3852209T 1987-05-19 1988-05-11 Aufheben eines Software-Befehls in mikroprogrammierten Systemen. Expired - Fee Related DE3852209T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/052,108 US4901222A (en) 1987-05-19 1987-05-19 Method and apparatus for backing out of a software instruction after execution has begun

Publications (2)

Publication Number Publication Date
DE3852209D1 DE3852209D1 (de) 1995-01-12
DE3852209T2 true DE3852209T2 (de) 1995-07-20

Family

ID=21975526

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3852209T Expired - Fee Related DE3852209T2 (de) 1987-05-19 1988-05-11 Aufheben eines Software-Befehls in mikroprogrammierten Systemen.

Country Status (8)

Country Link
US (1) US4901222A (cg-RX-API-DMAC7.html)
EP (1) EP0292791B1 (cg-RX-API-DMAC7.html)
JP (1) JPS647145A (cg-RX-API-DMAC7.html)
KR (1) KR930003399B1 (cg-RX-API-DMAC7.html)
AU (1) AU599484B2 (cg-RX-API-DMAC7.html)
CA (1) CA1287177C (cg-RX-API-DMAC7.html)
DE (1) DE3852209T2 (cg-RX-API-DMAC7.html)
NO (1) NO174027C (cg-RX-API-DMAC7.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5398330A (en) * 1992-03-05 1995-03-14 Seiko Epson Corporation Register file backup queue
US5440703A (en) * 1993-09-20 1995-08-08 International Business Machines Corporation System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified
US6356918B1 (en) 1995-07-26 2002-03-12 International Business Machines Corporation Method and system for managing registers in a data processing system supports out-of-order and speculative instruction execution
JP3480698B2 (ja) 1999-05-27 2003-12-22 兼次 安彦 高温における強度−延性バランスに優れるＣｒ基合金
KR101640101B1 (ko) * 2015-03-19 2016-07-18 한국단자공업 주식회사 커넥터용 와이어커버
US9972109B2 (en) * 2015-07-30 2018-05-15 Adobe Systems Incorporated Implementing out of order access to reversal operations in images

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3162841A (en) * 1961-11-14 1964-12-22 Ibm Instruction counter system
US4670835A (en) * 1984-10-19 1987-06-02 Honeywell Information Systems Inc. Distributed control store word architecture
US4641305A (en) * 1984-10-19 1987-02-03 Honeywell Information Systems Inc. Control store memory read error resiliency method and apparatus
JPS623347A (ja) * 1985-06-28 1987-01-09 Yokogawa Hewlett Packard Ltd エラ−回復情報退避方式

Also Published As

Publication number Publication date
EP0292791A3 (en) 1992-03-25
EP0292791B1 (en) 1994-11-30
KR930003399B1 (ko) 1993-04-26
US4901222A (en) 1990-02-13
KR880014473A (ko) 1988-12-23
NO882133L (no) 1988-11-21
CA1287177C (en) 1991-07-30
NO174027C (no) 1994-03-02
EP0292791A2 (en) 1988-11-30
AU599484B2 (en) 1990-07-19
NO174027B (no) 1993-11-22
AU1605288A (en) 1988-11-24
NO882133D0 (no) 1988-05-16
JPS647145A (en) 1989-01-11
JPH0577096B2 (cg-RX-API-DMAC7.html) 1993-10-26
DE3852209D1 (de) 1995-01-12

Similar Documents

Publication Publication Date Title
DE68927415T2 (de) Kontextumschaltungsverfahren und -anordnung zur Verwendung in einem Vektorverarbeitungssystem
DE68927492T2 (de) Verfahren und Vorrichtung zur gleichzeitigen Verteilung von Befehlen an mehrere funktionelle Einheiten
DE69129565T2 (de) Hochleistungsfähiger Emulator mit Pipelining
DE68926385T2 (de) Methode und Hardware-Ausführung von komplexen Datentransferbefehlen
DE68927911T2 (de) Datenverarbeitungssystem
DE69227465T2 (de) Cpu mit pipeline-einheit und effektiv-adressenrechnungseinheit mit möglichkeit zur beibehaltung von virtuellen operandenadressen.
DE68927371T2 (de) Verfahren und Vorrichtung zur Verarbeitung von mehreren Zustandscodes wie für einen Parallel-Pipeline-Rechner
DE69017178T2 (de) Datenverarbeitungssystem mit Vorrichtung zur Befehlskennzeichnung.
DE2855106C2 (de) Einrichtung zur Durchführung von bedingten Verzweigungen
DE3751503T2 (de) Datenprozessor in Pipelinestruktur mit der Fähigkeit mehrere Befehle parallel zu dekodieren und auszuführen.
DE3851488T2 (de) Registerverwaltungssystem mit Ausführung von Befehlen in Unordnung in einem Computerprozessor.
DE3587591T2 (de) Mikroprozessor für Forth-ähnliche Sprache.
DE3685913T2 (de) Vektorenverarbeitung.
DE68924546T2 (de) Verfahren und Vorrichtung zur Ausführung von Befehlen für ein Vektorverarbeitungssystem.
DE3851746T2 (de) Sprungvorhersage.
DE69810064T2 (de) Verfahren und Anordnung zur Veränderung der Durchführung eines Nachfolgebefehls in einem Dataprozessor
DE3687298T2 (de) Verfahren zur verarbeitung von adressenuebersetzungsausnahmen in einer virtuellen speicheranordnung.
DE3424962C2 (cg-RX-API-DMAC7.html)
DE3151745C2 (cg-RX-API-DMAC7.html)
DE10297581T5 (de) Lade/Übertrage- und Duplizier-Anweisungen für einen Prozessor
DE69030931T2 (de) Mehrfachsequenzprozessorsystem
DE69133571T2 (de) Datenprozessor mit der Fähigkeit, zwei Befehle gleichzeitig auszuführen
DE19735871A1 (de) Verfahren zum effizienten Sicherstellen und Wiederherstellen von Kontext in einer Multitasking-Rechensystemumgebung
DE69027932T2 (de) Cpu-pipeline mit registerfile-bypass durch adressvergleich bei aktualisierungen/zugriffen
DE69130757T2 (de) Ausführungsvorrichtung für bedingte Verzweigungsbefehle

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee