CA1287177C - Microprogrammed systems software instruction undo - Google Patents

Microprogrammed systems software instruction undo

Info

Publication number
CA1287177C
CA1287177C CA000567061A CA567061A CA1287177C CA 1287177 C CA1287177 C CA 1287177C CA 000567061 A CA000567061 A CA 000567061A CA 567061 A CA567061 A CA 567061A CA 1287177 C CA1287177 C CA 1287177C
Authority
CA
Canada
Prior art keywords
register
address
low order
order portion
memory address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000567061A
Other languages
English (en)
French (fr)
Inventor
Jian-Kuo Shen
Richard P. Kelly
Thomas F. Joyce
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Inc filed Critical Bull HN Information Systems Inc
Application granted granted Critical
Publication of CA1287177C publication Critical patent/CA1287177C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30134—Register stacks; shift registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
CA000567061A 1987-05-19 1988-05-18 Microprogrammed systems software instruction undo Expired - Lifetime CA1287177C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US052,108 1987-05-19
US07/052,108 US4901222A (en) 1987-05-19 1987-05-19 Method and apparatus for backing out of a software instruction after execution has begun

Publications (1)

Publication Number Publication Date
CA1287177C true CA1287177C (en) 1991-07-30

Family

ID=21975526

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000567061A Expired - Lifetime CA1287177C (en) 1987-05-19 1988-05-18 Microprogrammed systems software instruction undo

Country Status (8)

Country Link
US (1) US4901222A (cg-RX-API-DMAC7.html)
EP (1) EP0292791B1 (cg-RX-API-DMAC7.html)
JP (1) JPS647145A (cg-RX-API-DMAC7.html)
KR (1) KR930003399B1 (cg-RX-API-DMAC7.html)
AU (1) AU599484B2 (cg-RX-API-DMAC7.html)
CA (1) CA1287177C (cg-RX-API-DMAC7.html)
DE (1) DE3852209T2 (cg-RX-API-DMAC7.html)
NO (1) NO174027C (cg-RX-API-DMAC7.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5398330A (en) * 1992-03-05 1995-03-14 Seiko Epson Corporation Register file backup queue
US5440703A (en) * 1993-09-20 1995-08-08 International Business Machines Corporation System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified
US6356918B1 (en) 1995-07-26 2002-03-12 International Business Machines Corporation Method and system for managing registers in a data processing system supports out-of-order and speculative instruction execution
JP3480698B2 (ja) 1999-05-27 2003-12-22 兼次 安彦 高温における強度−延性バランスに優れるＣｒ基合金
KR101640101B1 (ko) * 2015-03-19 2016-07-18 한국단자공업 주식회사 커넥터용 와이어커버
US9972109B2 (en) * 2015-07-30 2018-05-15 Adobe Systems Incorporated Implementing out of order access to reversal operations in images

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3162841A (en) * 1961-11-14 1964-12-22 Ibm Instruction counter system
US4641305A (en) * 1984-10-19 1987-02-03 Honeywell Information Systems Inc. Control store memory read error resiliency method and apparatus
US4670835A (en) * 1984-10-19 1987-06-02 Honeywell Information Systems Inc. Distributed control store word architecture
JPS623347A (ja) * 1985-06-28 1987-01-09 Yokogawa Hewlett Packard Ltd エラ−回復情報退避方式

Also Published As

Publication number Publication date
AU599484B2 (en) 1990-07-19
DE3852209D1 (de) 1995-01-12
NO882133D0 (no) 1988-05-16
AU1605288A (en) 1988-11-24
JPH0577096B2 (cg-RX-API-DMAC7.html) 1993-10-26
EP0292791A2 (en) 1988-11-30
EP0292791A3 (en) 1992-03-25
JPS647145A (en) 1989-01-11
NO174027B (no) 1993-11-22
US4901222A (en) 1990-02-13
EP0292791B1 (en) 1994-11-30
NO882133L (no) 1988-11-21
DE3852209T2 (de) 1995-07-20
KR880014473A (ko) 1988-12-23
KR930003399B1 (ko) 1993-04-26
NO174027C (no) 1994-03-02

Similar Documents

Publication Publication Date Title
US5008812A (en) Context switching method and apparatus for use in a vector processing system
EP0213842B1 (en) Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor
US5113521A (en) Method and apparatus for handling faults of vector instructions causing memory management exceptions
US4701844A (en) Dual cache for independent prefetch and execution units
KR100368197B1 (ko) 데이타처리장치
US5197138A (en) Reporting delayed coprocessor exceptions to code threads having caused the exceptions by saving and restoring exception state during code thread switching
US4811215A (en) Instruction execution accelerator for a pipelined digital machine with virtual memory
US4882701A (en) Lookahead program loop controller with register and memory for storing number of loop times for branch on count instructions
US5148544A (en) Apparatus and method for control of asynchronous program interrupt events in a data processing system
WO1987005417A1 (en) Instruction prefetch control apparatus
JPH0215369A (ja) ベクター処理システムの命令を実行する方法及び装置
KR100440361B1 (ko) 자동정렬스택포인터를구비한데이타처리시스템및그방법
JPH01310441A (ja) データ処理装置
US4747044A (en) Direct execution of software on microprogrammable hardware
CA1287177C (en) Microprogrammed systems software instruction undo
US5678016A (en) Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization
US5148530A (en) Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits
US5930495A (en) Method and system for processing a first instruction in a first processing environment in response to intiating processing of a second instruction in a emulation environment
US5841999A (en) Information handling system having a register remap structure using a content addressable table
US5732005A (en) Single-precision, floating-point register array for floating-point units performing double-precision operations by emulation
EP0156307A2 (en) Pipelined processor having dual cache memories
JP3211423B2 (ja) 分岐命令実行方法および分岐命令実行装置
JPH0668725B2 (ja) データ処理システムにおける割込条件に応答する装置及び非同期割込条件に応答する方法
US5675776A (en) Data processor using FIFO memories for routing operations to parallel operational units
EP4193250B1 (en) Processing apparatus

Legal Events

Date Code Title Description
MKLA Lapsed