JPH0556597B2 - - Google Patents

Info

Publication number
JPH0556597B2
JPH0556597B2 JP60267708A JP26770885A JPH0556597B2 JP H0556597 B2 JPH0556597 B2 JP H0556597B2 JP 60267708 A JP60267708 A JP 60267708A JP 26770885 A JP26770885 A JP 26770885A JP H0556597 B2 JPH0556597 B2 JP H0556597B2
Authority
JP
Japan
Prior art keywords
write
address
read
reset
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60267708A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62125589A (ja
Inventor
Koji Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60267708A priority Critical patent/JPS62125589A/ja
Publication of JPS62125589A publication Critical patent/JPS62125589A/ja
Publication of JPH0556597B2 publication Critical patent/JPH0556597B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Pulse Circuits (AREA)
JP60267708A 1985-11-27 1985-11-27 半導体集積回路 Granted JPS62125589A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60267708A JPS62125589A (ja) 1985-11-27 1985-11-27 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60267708A JPS62125589A (ja) 1985-11-27 1985-11-27 半導体集積回路

Publications (2)

Publication Number Publication Date
JPS62125589A JPS62125589A (ja) 1987-06-06
JPH0556597B2 true JPH0556597B2 (en:Method) 1993-08-19

Family

ID=17448440

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60267708A Granted JPS62125589A (ja) 1985-11-27 1985-11-27 半導体集積回路

Country Status (1)

Country Link
JP (1) JPS62125589A (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0318136A (ja) * 1989-06-15 1991-01-25 Nippondenso Co Ltd 警報制御機能付無線ページング受信機
JPH0329179A (ja) * 1989-06-26 1991-02-07 Nec Corp メモリ回路装置

Also Published As

Publication number Publication date
JPS62125589A (ja) 1987-06-06

Similar Documents

Publication Publication Date Title
US4849937A (en) Digital delay unit with interleaved memory
US5737637A (en) System for control of data I/O transfer based on cycle count in a semiconductor memory device
US5912854A (en) Data processing system arranged for operating synchronously with a high speed memory
JP3317187B2 (ja) 半導体記憶装置
US4769789A (en) Semiconductor memory device having serial data input and output circuit
US4271483A (en) Delay circuits
US4811305A (en) Semiconductor memory having high-speed serial access scheme
JP2001236785A (ja) 半導体メモリ装置、バッファ及び信号伝送回路
US5018110A (en) Serial input/output semiconductor memory
JPS61194910A (ja) デイジタル信号遅延用回路装置
JPH0556597B2 (en:Method)
US6115289A (en) Flash memory device
JP2566911B2 (ja) デユアルポ−トメモリ
JPS6146916B2 (en:Method)
JPH02143983A (ja) 半導体記憶装置
JPH0159766B2 (en:Method)
SU1193653A1 (ru) Устройство дл программируемой задержки информации
JPS59165285A (ja) 半導体記憶素子
JPH0750856B2 (ja) 遅延回路
JPH0376094A (ja) 半導体記憶装置
JPS6135633B2 (en:Method)
RU1827713C (ru) Устройство задержки
KR890004805Y1 (ko) 씨디롬(cd-rom) 드라이버의 디지탈 데이터 순서 변환회로
JPS6080193A (ja) メモリシステム
JPH0380367B2 (en:Method)