JPH0547855B2 - - Google Patents
Info
- Publication number
- JPH0547855B2 JPH0547855B2 JP58034558A JP3455883A JPH0547855B2 JP H0547855 B2 JPH0547855 B2 JP H0547855B2 JP 58034558 A JP58034558 A JP 58034558A JP 3455883 A JP3455883 A JP 3455883A JP H0547855 B2 JPH0547855 B2 JP H0547855B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- address
- microprocessor
- output
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3455883A JPS59161752A (ja) | 1983-03-04 | 1983-03-04 | デ−タ処理システムにおける中央処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3455883A JPS59161752A (ja) | 1983-03-04 | 1983-03-04 | デ−タ処理システムにおける中央処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59161752A JPS59161752A (ja) | 1984-09-12 |
| JPH0547855B2 true JPH0547855B2 (enExample) | 1993-07-19 |
Family
ID=12417638
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3455883A Granted JPS59161752A (ja) | 1983-03-04 | 1983-03-04 | デ−タ処理システムにおける中央処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59161752A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6329845A (ja) * | 1986-07-23 | 1988-02-08 | Hitachi Ltd | デ−タ処理システム |
| JPS63147245A (ja) * | 1986-12-10 | 1988-06-20 | Nec Corp | メモリアクセス方式 |
| JPH0247743A (ja) * | 1988-08-09 | 1990-02-16 | Nec Ic Microcomput Syst Ltd | マイクロコンピュータ |
| JPH0444137A (ja) * | 1990-06-11 | 1992-02-13 | Oki Electric Ind Co Ltd | 1チップマイクロコンピュータ |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5663656A (en) * | 1979-10-25 | 1981-05-30 | Nec Corp | Information processing unit |
| JPS5694451A (en) * | 1979-12-27 | 1981-07-30 | Fujitsu Ltd | Microprocessor incorporating memory |
| JPS5760449A (en) * | 1980-09-29 | 1982-04-12 | Hitachi Ltd | Main memoty control device |
-
1983
- 1983-03-04 JP JP3455883A patent/JPS59161752A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59161752A (ja) | 1984-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6353561B1 (en) | Semiconductor integrated circuit and method for controlling the same | |
| US4727491A (en) | Personal computer having normal and high speed execution modes | |
| US4870562A (en) | Microcomputer capable of accessing internal memory at a desired variable access time | |
| US4792891A (en) | Data processor | |
| US5948111A (en) | Real time comparison of integrated circuit operation | |
| US5005121A (en) | Integrated CPU and DMA with shared executing unit | |
| US4979102A (en) | Microprocessor operable under direct connection to coprocessor | |
| JPH0677249B2 (ja) | マイクロコンピュータ | |
| JPH07287699A (ja) | データ処理装置 | |
| KR950012515B1 (ko) | 데이타처리장치 | |
| EP1423775A2 (en) | Microprocessor with multiple low power modes and emulation apparatus for said microprocessor | |
| JPS6045828A (ja) | シングルチツプマイコン | |
| US5585750A (en) | Logic LSI | |
| US5546567A (en) | System for limiting change in bus clock frequency to duration of I/O operation upon completion signal | |
| JP2704113B2 (ja) | データ処理装置 | |
| US6021264A (en) | Data processing system capable of avoiding collision between read data and write data | |
| JPH0547855B2 (enExample) | ||
| EP0208287B1 (en) | Direct memory access controller | |
| JPH096462A (ja) | データ処理システム及び半導体集積回路 | |
| US6928575B2 (en) | Apparatus for controlling and supplying in phase clock signals to components of an integrated circuit with a multiprocessor architecture | |
| JP2001035148A (ja) | データ処理装置 | |
| JPH0683616A (ja) | 半導体集積回路 | |
| JPH0143392B2 (enExample) | ||
| US6154820A (en) | Arrangement for storing program instructions and data in a memory device and method therefor | |
| JPH0542525Y2 (enExample) |