JPH0546639B2 - - Google Patents
Info
- Publication number
- JPH0546639B2 JPH0546639B2 JP16611484A JP16611484A JPH0546639B2 JP H0546639 B2 JPH0546639 B2 JP H0546639B2 JP 16611484 A JP16611484 A JP 16611484A JP 16611484 A JP16611484 A JP 16611484A JP H0546639 B2 JPH0546639 B2 JP H0546639B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- gate
- output
- circuit
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Read Only Memory (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59166114A JPS6145496A (ja) | 1984-08-08 | 1984-08-08 | デコ−ダ回路 |
US06/759,980 US4782247A (en) | 1984-08-08 | 1985-07-29 | Decoder circuit having a variable power supply |
KR1019850005581A KR900002910B1 (ko) | 1984-08-08 | 1985-08-02 | Ic메모리 칩내의 디코더회로 |
EP85109709A EP0171718B1 (en) | 1984-08-08 | 1985-08-02 | Decoder circuit in an ic memory chip |
DE8585109709T DE3585573D1 (de) | 1984-08-08 | 1985-08-02 | Dekodierschaltung in einem integrierten speicherchip. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59166114A JPS6145496A (ja) | 1984-08-08 | 1984-08-08 | デコ−ダ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6145496A JPS6145496A (ja) | 1986-03-05 |
JPH0546639B2 true JPH0546639B2 (enrdf_load_html_response) | 1993-07-14 |
Family
ID=15825281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59166114A Granted JPS6145496A (ja) | 1984-08-08 | 1984-08-08 | デコ−ダ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6145496A (enrdf_load_html_response) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2722536B2 (ja) * | 1988-10-15 | 1998-03-04 | ソニー株式会社 | 不揮発性メモリのアドレスデコーダ回路 |
JPH0821849B2 (ja) * | 1988-10-25 | 1996-03-04 | 富士通株式会社 | 半導体記憶装置 |
JPH0793026B2 (ja) * | 1989-09-20 | 1995-10-09 | 富士通株式会社 | デコーダ回路 |
DE102006054453B4 (de) † | 2006-11-16 | 2016-10-20 | Rothe Erde Gmbh | Rollenlager, insbesondere mittenfreies Großwälzlager |
US8737137B1 (en) * | 2013-01-22 | 2014-05-27 | Freescale Semiconductor, Inc. | Flash memory with bias voltage for word line/row driver |
-
1984
- 1984-08-08 JP JP59166114A patent/JPS6145496A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6145496A (ja) | 1986-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0090116B1 (en) | Cmis semiconductor device with two power supplies | |
US6927999B2 (en) | Integrated circuit memory devices and methods of programming the same in which the current drawn during a programming operation is independent of the data to be programmed | |
KR900002910B1 (ko) | Ic메모리 칩내의 디코더회로 | |
JP2994120B2 (ja) | 半導体記憶装置 | |
US6128230A (en) | Semiconductor memory with PN junction potential reduction in a writing mode | |
KR20010006234A (ko) | 플래시 메모리상에 1.8 및 3.0볼트 인터페이스를 자동 구성하는 구조 | |
KR0179553B1 (ko) | 로오 디코더 및 컬럼 디코더 회로 | |
JP3743780B2 (ja) | フラッシュメモリ装置のロ―デコ―ダ | |
JPH0546639B2 (enrdf_load_html_response) | ||
KR100385463B1 (ko) | 반도체 메모리 장치의 워드라인 제어회로 | |
US5691944A (en) | Non-volatile semiconductor memory device | |
JPS6322396B2 (enrdf_load_html_response) | ||
JPS6260759B2 (enrdf_load_html_response) | ||
JPH04139695A (ja) | 半導体記憶装置 | |
KR100254473B1 (ko) | 로오 디코더 회로 | |
JPS6325438B2 (enrdf_load_html_response) | ||
JPH0311127B2 (enrdf_load_html_response) | ||
JP2549686B2 (ja) | 半導体集積回路装置 | |
KR100233271B1 (ko) | 디코더 회로에서 전력 소비 감소 방법 | |
JP2622051B2 (ja) | Eeprom | |
JPH04372793A (ja) | メモリ回路 | |
JPH0519798B2 (enrdf_load_html_response) | ||
JPH0782756B2 (ja) | 半導体集積回路 | |
JPH11282558A (ja) | トランジスタ回路 | |
JPH0765587A (ja) | 半導体メモリ装置の駆動回路 |