JPH0546130B2 - - Google Patents

Info

Publication number
JPH0546130B2
JPH0546130B2 JP56125053A JP12505381A JPH0546130B2 JP H0546130 B2 JPH0546130 B2 JP H0546130B2 JP 56125053 A JP56125053 A JP 56125053A JP 12505381 A JP12505381 A JP 12505381A JP H0546130 B2 JPH0546130 B2 JP H0546130B2
Authority
JP
Japan
Prior art keywords
bits
bit
parity
input data
transmission line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56125053A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5825740A (ja
Inventor
Nobuhiro Fujimoto
Akira Hakuta
Masami Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP56125053A priority Critical patent/JPS5825740A/ja
Publication of JPS5825740A publication Critical patent/JPS5825740A/ja
Publication of JPH0546130B2 publication Critical patent/JPH0546130B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56125053A 1981-08-08 1981-08-08 伝送路符号方式 Granted JPS5825740A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56125053A JPS5825740A (ja) 1981-08-08 1981-08-08 伝送路符号方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56125053A JPS5825740A (ja) 1981-08-08 1981-08-08 伝送路符号方式

Publications (2)

Publication Number Publication Date
JPS5825740A JPS5825740A (ja) 1983-02-16
JPH0546130B2 true JPH0546130B2 (enrdf_load_stackoverflow) 1993-07-13

Family

ID=14900652

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56125053A Granted JPS5825740A (ja) 1981-08-08 1981-08-08 伝送路符号方式

Country Status (1)

Country Link
JP (1) JPS5825740A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6032463A (ja) * 1983-08-02 1985-02-19 Fujitsu Ltd ワイヤレスカプラ
JPH01268233A (ja) * 1988-04-19 1989-10-25 Hitachi Ltd 光並列伝送方法
JP2712304B2 (ja) * 1988-06-17 1998-02-10 ソニー株式会社 データ伝送方法，データ伝送装置，データ受信方法およびデータ受信装置
JPH0756977B2 (ja) * 1989-12-20 1995-06-14 富士通株式会社 並列データ通信のデータ異常検出方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55134556A (en) * 1979-04-05 1980-10-20 Toshiba Corp Transmission control system

Also Published As

Publication number Publication date
JPS5825740A (ja) 1983-02-16

Similar Documents

Publication Publication Date Title
CN100353690C (zh) 使用普通网络分组发送多个8b/10b位流的多路传输系统
US4027335A (en) DC free encoding for data transmission system
EP0595034B1 (en) Differentially coded and guard pulse position modulation for communication networks
JPH0744570B2 (ja) ディジタルデータの伝送方法およびそのための装置
USRE31311E (en) DC Free encoding for data transmission system
GB2110509A (en) Apparatus for and methods of processing digital data
US4053715A (en) Stuffing channel unit for telephone pcm system
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
JPH0546130B2 (enrdf_load_stackoverflow)
EP0548649B1 (en) Parallel DS3 AIS/Idle code generator
EP0326614B1 (en) Synchronous signal decoder
EP0448045B1 (en) System for suppressing spread of error generated in differential coding
WO1984002432A1 (en) Ternary encoding and decoding of digital data
EP0219016B1 (en) Digital transmission system with signal rate conversion
GB2294850A (en) Digital transmission system clock extraction circuit
GB2032228A (en) DC free encoding for data transmission
JPH03297236A (ja) データ伝送方式
JPS6222293B2 (enrdf_load_stackoverflow)
JPH01292927A (ja) データ伝送方式
JP2644304B2 (ja) データ伝送方式
JP2851076B2 (ja) 高速通信データ連係の送信方法並びに送信システム
JPH0123016B2 (enrdf_load_stackoverflow)
SU563734A1 (ru) Устройство дл контрол многоканальной системы св зи с временным разделением каналов
JPS60133A (ja) デイジタル伝送方式
JPS63234454A (ja) 複号化用標本化クロツク再生方式