JPH0546096B2 - - Google Patents
Info
- Publication number
- JPH0546096B2 JPH0546096B2 JP59192970A JP19297084A JPH0546096B2 JP H0546096 B2 JPH0546096 B2 JP H0546096B2 JP 59192970 A JP59192970 A JP 59192970A JP 19297084 A JP19297084 A JP 19297084A JP H0546096 B2 JPH0546096 B2 JP H0546096B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- resist
- etched
- etching
- organic film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19297084A JPS6175525A (ja) | 1984-09-12 | 1984-09-12 | 微細加工方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19297084A JPS6175525A (ja) | 1984-09-12 | 1984-09-12 | 微細加工方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6175525A JPS6175525A (ja) | 1986-04-17 |
| JPH0546096B2 true JPH0546096B2 (cs) | 1993-07-13 |
Family
ID=16300071
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19297084A Granted JPS6175525A (ja) | 1984-09-12 | 1984-09-12 | 微細加工方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6175525A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4520777B2 (ja) * | 2004-06-28 | 2010-08-11 | 日本オプネクスト株式会社 | 半導体光素子の製造方法 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6032844B2 (ja) * | 1977-06-16 | 1985-07-30 | 住友電気工業株式会社 | 光導波路の製造方法 |
-
1984
- 1984-09-12 JP JP19297084A patent/JPS6175525A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6175525A (ja) | 1986-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02266517A (ja) | 半導体装置の製造方法 | |
| US4973544A (en) | Method for reversing tone or polarity of pattern on integrated circuit substrate utilizing reverse casting by planarization | |
| JPH02252233A (ja) | 微細パターン形成方法 | |
| JPH0546096B2 (cs) | ||
| JPH0458167B2 (cs) | ||
| JPS63258020A (ja) | 素子分離パタ−ンの形成方法 | |
| JPH03108330A (ja) | 半導体装置の製造方法 | |
| JPS5950053B2 (ja) | 写真蝕刻方法 | |
| JPS58100434A (ja) | リフトオフ用スペ−サ−の形成方法 | |
| KR100257770B1 (ko) | 반도체 소자의 미세한 전도막 패턴 형성 방법 | |
| JPH0626203B2 (ja) | 微細加工方法 | |
| JPH0821574B2 (ja) | パタ−ン形成方法 | |
| JPS62279633A (ja) | パタ−ン形成方法 | |
| JPH04155816A (ja) | 半導体装置の製造方法 | |
| JPH01119028A (ja) | 半導体装置の製造方法 | |
| JPH0353522A (ja) | 垂直壁面のエッチング方法 | |
| KR100382548B1 (ko) | 반도체 소자의 제조방법 | |
| JPS6354726A (ja) | レジスト膜のエツチング方法 | |
| JPH01304457A (ja) | パターン形成方法 | |
| JPS61288426A (ja) | アルミニウム膜のテ−パエツチング方法 | |
| JPS62154735A (ja) | 半導体装置の製造方法 | |
| JPS63226930A (ja) | 半導体装置の製造方法 | |
| JPH06291097A (ja) | ポリイミド樹脂膜の微細加工方法 | |
| JPS6316623A (ja) | 半導体装置の製造方法 | |
| JPS63111619A (ja) | 半導体装置の製造方法 |