JPH0543271B2 - - Google Patents

Info

Publication number
JPH0543271B2
JPH0543271B2 JP25354186A JP25354186A JPH0543271B2 JP H0543271 B2 JPH0543271 B2 JP H0543271B2 JP 25354186 A JP25354186 A JP 25354186A JP 25354186 A JP25354186 A JP 25354186A JP H0543271 B2 JPH0543271 B2 JP H0543271B2
Authority
JP
Japan
Prior art keywords
waveform
trigger
memory
waveform data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP25354186A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62113070A (ja
Inventor
Abariru Edowaado
Daburyuu Burea Buruusu
Eichi Oruson Deibitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of JPS62113070A publication Critical patent/JPS62113070A/ja
Publication of JPH0543271B2 publication Critical patent/JPH0543271B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Characterised By The Charging Evacuation (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Tests Of Electronic Circuits (AREA)
JP25354186A 1985-11-08 1986-10-24 波形取込装置 Granted JPS62113070A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US79666785A 1985-11-08 1985-11-08
US796667 1985-11-08

Publications (2)

Publication Number Publication Date
JPS62113070A JPS62113070A (ja) 1987-05-23
JPH0543271B2 true JPH0543271B2 (enExample) 1993-07-01

Family

ID=25168748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25354186A Granted JPS62113070A (ja) 1985-11-08 1986-10-24 波形取込装置

Country Status (2)

Country Link
JP (1) JPS62113070A (enExample)
CA (1) CA1271854A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02178886A (ja) * 1988-12-29 1990-07-11 Teac Corp データ記録装置

Also Published As

Publication number Publication date
JPS62113070A (ja) 1987-05-23
CA1271854A (en) 1990-07-17

Similar Documents

Publication Publication Date Title
US6753677B1 (en) Trigger jitter reduction for an internally triggered real time digital oscilloscope
US4829293A (en) Method and apparatus for achieving variable and infinite persistence
US5684507A (en) Method of displaying continuously acquired data on a fixed length display
US5939877A (en) Graphical system and method for automatically scaling waveforms in a signal measurement system
JP3041577B2 (ja) デジタル・オシロスコープ
US4555765A (en) Multi-mode oscilloscope trigger with compensating trigger delay
US4484290A (en) Line disturbance monitor
EP1837753A2 (en) Data management in long record length memory
US7216046B2 (en) Method of generating a variable persistence waveform database
US4736327A (en) Data display method and apparatus
US3816815A (en) Digital oscilloscope and method of storing and displaying waveforms
JPS5918666B2 (ja) デジタルオシロスコ−プのジツタ低減装置
US5898420A (en) Instrument with maximum display update rate and maximized display bandwidth given the display update rate
US4198683A (en) Multiple waveform storage system
JPH10170550A (ja) デジタル・オシロスコープおよび時変波形をオシログラフで表現する方法
US6895349B2 (en) Gate comparator
JPH0543271B2 (enExample)
US4816813A (en) Raster scan emulation of conventional analog CRT displays
US4837561A (en) Method and apparatus for the generation of mixed REFRESH and ROLL mode display in a CRT
US4386614A (en) System for comparing a real-time waveform with a stored waveform
US4529930A (en) Programmable delay for digitizer circuits
GB2029972A (en) Electronic display device
JP2946587B2 (ja) ディジタル・ストレージ・オシロスコープのトリガ回路
JPS6118456Y2 (enExample)
EP0291301A2 (en) A user interface for a logic analyser