JPH05341299A - Production of liquid crystal display panel - Google Patents

Production of liquid crystal display panel

Info

Publication number
JPH05341299A
JPH05341299A JP14975992A JP14975992A JPH05341299A JP H05341299 A JPH05341299 A JP H05341299A JP 14975992 A JP14975992 A JP 14975992A JP 14975992 A JP14975992 A JP 14975992A JP H05341299 A JPH05341299 A JP H05341299A
Authority
JP
Japan
Prior art keywords
film
metal
liquid crystal
display panel
crystal display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14975992A
Other languages
Japanese (ja)
Other versions
JP3168696B2 (en
Inventor
Takashi Shinoda
隆 信太
Shiro Hirota
四郎 廣田
Junichi Watabe
純一 渡部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14975992A priority Critical patent/JP3168696B2/en
Publication of JPH05341299A publication Critical patent/JPH05341299A/en
Application granted granted Critical
Publication of JP3168696B2 publication Critical patent/JP3168696B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

PURPOSE:To provide the process for production which simplifies the process for forming the electrode wirings of a thin-film transistor matrix to be provided in an LCD to two-layered structures in which the front surface and flanks of low-resistance metals are coated with a metal for protection and the wire widths of the low-resistance metals in the electrode wirings widen. CONSTITUTION:This process for production is so constituted as to have a stage for forming two-layered films consisting of a first film 2 consisting of the low- resistance metal and a second film 3 consisting of the metal for protection thereon on an insulating substrate 1, a stage for patterning the two-layered films 4 by using a resist mask 5, a stage for depositing a third film 6 consisting of the respective metal for protection on the insulating substrate 1 on the outer side thereof and a stage for removing the third film 6 by anisotropic etching in such a manner that this film remains on the flanks of the two-layered films 4 and does not remain on the outer side thereof. The deposition thickness of the third film 6 is set larger than the thickness of the first film 2 at this time. The low-resistance metal is Al and Ti, Mo, W, Ni, Cr are usable for the metal for protection.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、アクティブマトリクス
駆動方式として薄膜トランジスタマトリクスを有する液
晶表示パネルの製造方法に係り、特に、薄膜トランジス
タマトリクスの電極配線に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a liquid crystal display panel having a thin film transistor matrix as an active matrix driving system, and more particularly to electrode wiring of the thin film transistor matrix.

【0002】上記電極配線は、液晶表示パネル(LC
D)の大型化による信号遅延を回避するため低抵抗化が
要求されて、低抵抗金属とそれを保護する保護用金属の
2層構造が提供されているが、その2層構造には製造工
程の簡素化や更なる低抵抗化が望まれる。
The above electrode wiring is used for a liquid crystal display panel (LC
In order to avoid signal delay due to the increase in size D), a low resistance is required, and a two-layer structure of a low resistance metal and a protective metal for protecting it is provided. It is desired to simplify and further reduce the resistance.

【0003】[0003]

【従来の技術】薄膜トランジスタマトリクスを有する液
晶表示パネルにおける薄膜トランジスタマトリクスの電
極配線は、低抵抗化するための低抵抗金属であるアルミ
ニウムとその耐熱性や耐薬品性を補い保護する保護用金
属例えばチタンとの2層構造にし、チタンがアルミニウ
ムの露出面(上面及び側面)を覆うようにしている。こ
の構造は、特に透明な絶縁性基板(ガラス基板)上の電
極配線で必要である。
2. Description of the Related Art The electrode wiring of a thin film transistor matrix in a liquid crystal display panel having a thin film transistor matrix is composed of aluminum, which is a low resistance metal for reducing the resistance, and a protective metal, such as titanium, which complements and protects its heat resistance and chemical resistance. The two-layer structure is such that titanium covers the exposed surface (top surface and side surface) of aluminum. This structure is required especially for electrode wiring on a transparent insulating substrate (glass substrate).

【0004】従来は、この電極配線を次のような工程で
形成している。先ず、ガラス基板上にアルミニウム膜を
形成しホトリソグラフィによりパターニングする。次い
で、その上にチタン膜を形成しホトリソグラフィにより
上記アルミニウムのパターンより幅広にパターニングし
て完成する。
Conventionally, this electrode wiring is formed by the following steps. First, an aluminum film is formed on a glass substrate and patterned by photolithography. Then, a titanium film is formed thereon and patterned by photolithography to be wider than the aluminum pattern, thus completing the process.

【0005】上記ホトリソグラフィは、アルミニウム膜
またはチタン膜上へのレジスト塗布、そのレジスト膜に
対する露光と現像(レジストマスクの形成)、アルミニ
ウム膜またはチタン膜のエッチング、という工程が必要
であり、然も各ホトリソグラフィ毎に露光のためのホト
マスクを用意せねばならないので、多くの工程を要する
ものである。
The above photolithography requires the steps of coating a resist on an aluminum film or a titanium film, exposing and developing the resist film (forming a resist mask), and etching the aluminum film or the titanium film. Since a photomask for exposure must be prepared for each photolithography, many steps are required.

【0006】チタンのパターン幅をアルミニウムのパタ
ーン幅より広くするのは、チタンがアルミニウムの側面
を覆うようにするためである。両パターン幅の差は、ア
ルミニウムのパターンに対する位置合わせ余裕をとるた
め、数μm 以上にする必要がある。
The pattern width of titanium is made wider than the pattern width of aluminum so that titanium covers the side surface of aluminum. The difference between the two pattern widths needs to be several μm or more in order to allow a positioning margin with respect to the aluminum pattern.

【0007】[0007]

【発明が解決しようとする課題】従って上記電極配線を
形成する従来の方法は、ホトリソグラフィを2回行うた
め極めて多くの工程を必要とする問題がある。工程が多
くなると塵の付着といった問題も生ずる。
Therefore, the conventional method of forming the above-mentioned electrode wiring has a problem that an extremely large number of steps are required because the photolithography is performed twice. When the number of processes increases, there is a problem that dust adheres.

【0008】また、アルミニウムの線幅が配線幅より数
μm 以上狭くなる問題がある。低抵抗化のためアルミニ
ウムの線幅の狭さを補償するようにアルミニウム膜を厚
くすると、上層膜のステップカバレッジに影響を及ぼし
上層配線が断線し易くなるといった問題も生ずる。
Further, there is a problem that the line width of aluminum becomes smaller than the wiring width by several μm or more. If the thickness of the aluminum film is increased so as to compensate for the narrow line width of aluminum for lowering the resistance, there is a problem that the step coverage of the upper layer film is affected and the upper layer wiring is easily broken.

【0009】本発明は、薄膜トランジスタマトリクスを
有するLCDに係り、特に薄膜トランジスタマトリクス
の電極配線に関し、低抵抗金属の上面及び側面を保護用
金属で覆った2層構造に形成する工程が簡素化され、且
つ該電極配線の配線幅内で該低抵抗金属の線幅が広くな
るLCDの製造方法の提供を目的とする。
The present invention relates to an LCD having a thin film transistor matrix, and more particularly to an electrode wiring of the thin film transistor matrix, in which a process of forming a two-layer structure in which a top surface and a side surface of a low resistance metal are covered with a protective metal is simplified, and It is an object of the present invention to provide a method for manufacturing an LCD in which the line width of the low resistance metal is wide within the wiring width of the electrode wiring.

【0010】[0010]

【課題を解決するための手段】上記目的を達成するため
に、本発明によるLCDの製造方法は、透明な絶縁性基
板上に形成された薄膜トランジスタマトリクスを有する
LCDにおける、該薄膜トランジスタマトリクスの電極
配線を形成するに際して、該絶縁性基板上に低抵抗金属
による第1の膜とその上の保護用金属による第2の膜か
らなる2層膜を形成する工程と、該2層膜をパターニン
グする工程と、前記パターニングされた2層膜及びその
外側の該絶縁性基板上に該保護用金属による第3の膜を
堆積する工程と、該第3の膜を異方性エッチングにより
該2層膜の側面に残してその外側に残らないように除去
する工程とを有することを特徴としている。
In order to achieve the above object, a method of manufacturing an LCD according to the present invention provides an electrode wiring of the thin film transistor matrix in an LCD having a thin film transistor matrix formed on a transparent insulating substrate. Upon formation, a step of forming a two-layer film composed of a first film made of a low-resistance metal and a second film made of a protective metal thereover on the insulating substrate, and a step of patterning the two-layer film Depositing a third film of the protective metal on the patterned two-layer film and the insulating substrate outside the patterned two-layer film, and anisotropically etching the third film to a side surface of the two-layer film. And a step of removing it so as not to remain on the outside thereof.

【0011】その場合、前記第3の膜の堆積厚さを前記
第1の膜の厚さ以上にすることが望ましく、また、前記
低抵抗金属はアルミニウムであり、前記保護用金属は、
チタン、モリブデン、タンタル、タングステン、ニッケ
ル、クロム、の中から選ばれた金属であるようにする。
In this case, it is desirable that the deposited thickness of the third film is equal to or larger than the thickness of the first film, the low resistance metal is aluminum, and the protective metal is
Be a metal selected from titanium, molybdenum, tantalum, tungsten, nickel, chromium.

【0012】[0012]

【作用】上述の諸工程によれば上記異方性エッチングを
終えたところで、低抵抗金属の上面及び側面を保護用金
属で覆った所望の電極配線が形成される。上面を覆うの
は第2の膜であり側面を覆うのは第3の膜である。
According to the steps described above, after the anisotropic etching is completed, desired electrode wirings are formed in which the upper surface and the side surface of the low resistance metal are covered with the protective metal. The second film covers the upper surface and the third film covers the side surfaces.

【0013】そして、その間に必要なホトリソグラフィ
は上記2層膜をパターニングするための1回であり、従
来の2回より1回少なくなっている。その代わりに第3
の膜の堆積と異方性エッチングが追加されているが、そ
の工程はホトリソグラフィ1回分の工程よりはるかに少
ない。従って従来より工程が簡素化される。
The photolithography required during that time is one time for patterning the above two-layer film, which is once less than the conventional two times. Instead, the third
Film deposition and anisotropic etching have been added, but the steps are much less than a single photolithography step. Therefore, the process is simplified as compared with the conventional case.

【0014】然も、上記異方性エッチングによる第3の
膜のパターニングは、従来のチタン(保護用金属)のパ
ターニングに対応するものであるが、上記2層膜のパタ
ーンに対し自己整合的に行われるので、実質的に従来必
要とした位置合わせ余裕を無しにしたのと同じになり、
形成する電極配線の配線幅内で低抵抗金属の線幅を広く
させる。
Of course, the patterning of the third film by the anisotropic etching corresponds to the conventional patterning of titanium (protective metal), but in a self-aligned manner with the pattern of the two-layer film. Since it is performed, it is virtually the same as without the alignment margin required conventionally,
The width of the low resistance metal is widened within the width of the electrode wiring to be formed.

【0015】第3の層の厚さに対する上記の条件は、上
記異方性エッチングの際にその厚さの過小による低抵抗
金属側面の表出を起こり得ないようにさせる。また、保
護用金属としてあげた上記諸金属は、チタン以外のもの
もチタンと同様に当該電極配線に対する保護用としての
特性を有する。
The above conditions for the thickness of the third layer prevent the low resistance metal side surface from being exposed due to the thickness being too small during the anisotropic etching. In addition to the titanium, the above-mentioned various metals mentioned as the protective metal have characteristics for protecting the electrode wiring as well as titanium.

【0016】ところで、上記異方性エッチングは、第3
の膜を上記2層膜の側面に残してその外側に残らないよ
うに除去するためには、第3の膜の膜厚に対しややオー
バーエッチぎみにすることになる。このことは、2層膜
における第2の膜の表面を僅かに浚ってレジストなどの
表面残留不純物を除去するので、保護用金属の表面を清
浄化する。この清浄化はLCDの欠陥防止に有用であ
る。
By the way, the anisotropic etching is performed in the third step.
In order to remove the second film from the side surface of the above-mentioned two-layer film so as not to remain outside thereof, the film thickness of the third film is slightly overetched. This slightly scrubs the surface of the second film in the two-layer film to remove surface residual impurities such as resist, so that the surface of the protective metal is cleaned. This cleaning is useful for preventing LCD defects.

【0017】[0017]

【実施例】以下本発明の実施例について図1の工程順側
面図を用いて説明する。この実施例は、スパッタリング
法によりアルミニウム及びチタンをゲート電極配線に利
用した例である。
Embodiments of the present invention will be described below with reference to the side view showing the order of steps in FIG. This embodiment is an example in which aluminum and titanium are used for the gate electrode wiring by the sputtering method.

【0018】図1において、先ず(a)を参照して、透
明な絶縁性基板であるガラス基板1の上に、第1の膜2
として低抵抗金属となるアルミニウムを500Åの厚さ
に堆積し、その上に第2の膜3として保護用金属となる
チタンを1000Åの厚さに堆積して2層膜4を形成す
る。第1の膜2にするアルミニウムの堆積及び第2の膜
3にするチタンの堆積は、DCスパッタリング装置を用
いて圧力約0.005TorrのAr雰囲気下で行う。
その後、形成する電極配線に合わせた(厳密には輪郭か
ら内側に0.1μm 程度縮めた)パターンのレジストマ
スク5を2層膜4上に形成する。
In FIG. 1, first, referring to (a), a first film 2 is formed on a glass substrate 1 which is a transparent insulating substrate.
As a low resistance metal, aluminum is deposited to a thickness of 500 Å, and as the second film 3, titanium serving as a protective metal is deposited to a thickness of 1000 Å to form a two-layer film 4. The deposition of aluminum to form the first film 2 and the deposition of titanium to form the second film 3 are performed using a DC sputtering apparatus in an Ar atmosphere at a pressure of about 0.005 Torr.
After that, a resist mask 5 having a pattern according to the electrode wiring to be formed (strictly, contracted inward from the contour by about 0.1 μm) is formed on the two-layer film 4.

【0019】次いで(b)を参照して、異方性エッチン
グであるRIE(リアクティブ・イオン・エッチング)
により、レジストマスク5をマスクにして2層膜4の第
2の膜3及び第1の膜2を同一パターンにエッチングす
る。その後、レジストマスク5を除去する。
Next, referring to (b), RIE (reactive ion etching) which is anisotropic etching.
Thus, using the resist mask 5 as a mask, the second film 3 and the first film 2 of the two-layer film 4 are etched into the same pattern. Then, the resist mask 5 is removed.

【0020】次いで(c)を参照して、第3の膜6とし
て第2の膜3と同じ保護用金属(チタン)を1000Å
の厚さに堆積する。この堆積は第2の膜3の堆積と同一
条件で行う。第3の膜6は、2層膜4の上面及び側面を
覆い、ガラス基板1上の表面が2層膜4上の表面より2
層膜4の段差分だけ低くなる。
Next, referring to (c), the same protective metal (titanium) as that of the second film 3 is used as the third film 6 at 1000 Å.
Deposited to a thickness of. This deposition is performed under the same conditions as the deposition of the second film 3. The third film 6 covers the upper surface and the side surface of the two-layer film 4, and the surface on the glass substrate 1 is more than the surface on the two-layer film 4 by two.
The height of the layer film 4 is lowered by the step.

【0021】次いで(d)を参照して、異方性エッチン
グであるRTEにより、第3の膜6を2層膜4の側面に
残してその外側に残らないように除去する。そのために
は、第3の膜6の膜厚に対しややオーバーエッチぎみに
する。これにより、2層膜4の第2の膜3であるチタン
の厚さが約800Åとなり、同時に、残された第3の膜
6であるチタンが2層膜4の第1の膜2であるアルミニ
ウムの側面を約800Åの厚さで覆って、低抵抗金属で
あるアルミニウムの上面と側面を保護用金属であるチタ
ンで覆って表面が清浄である電極配線が出来上がる。
Next, referring to (d), the third film 6 is removed by RTE which is anisotropic etching so that the third film 6 is left on the side surface of the two-layer film 4 and not on the outer side thereof. For that purpose, the film thickness of the third film 6 is slightly overetched. As a result, the thickness of titanium, which is the second film 3 of the two-layer film 4, becomes about 800 Å, and at the same time, the titanium, which is the remaining third film 6, is the first film 2 of the two-layer film 4. By covering the side surface of aluminum with a thickness of about 800Å, and by covering the upper surface and side surface of aluminum, which is a low resistance metal, with titanium, which is a protective metal, electrode wiring with a clean surface is completed.

【0022】然も上述から明らかなように、この電極配
線は、配線幅とその内側にある低抵抗金属の線幅との差
が僅かに0.16μm 程度であり、同差が数μm 以上と
なる従来の方法と比較して、低抵抗金属の線幅が広くな
って低抵抗化されたものとなる。
As is apparent from the above, the difference between the wiring width and the line width of the low resistance metal inside the electrode wiring is only about 0.16 μm, and the difference is several μm or more. Compared with the conventional method, the line width of the low resistance metal is widened and the resistance is reduced.

【0023】なお、第2の膜3及び第3の膜6に用いる
保護用金属は、チタン、モリブデン、タンタル、タング
ステン、ニッケル、クロム、の中から適宜に選ぶことが
できる。また、実施例で述べた寸法は一例でありLCD
の設計に応じて変わり得るものである。
The protective metal used for the second film 3 and the third film 6 can be appropriately selected from titanium, molybdenum, tantalum, tungsten, nickel and chromium. In addition, the dimensions described in the embodiments are examples and LCDs
Can vary depending on the design of.

【0024】[0024]

【発明の効果】以上説明したように本発明によれば、薄
膜トランジスタマトリクスを有するLCDに係り、特に
薄膜トランジスタマトリクスの電極配線に関し、低抵抗
金属の上面及び側面を保護用金属で覆った2層構造に形
成する工程が簡素化され、且つ該電極配線の配線幅内で
該低抵抗金属の線幅が広くなり、更には、保護用金属の
表面が清浄になる製造方法が提供されて、LCDの品質
や性能の向上に寄与するところが大きい。
As described above, according to the present invention, the present invention relates to an LCD having a thin film transistor matrix, and in particular to an electrode wiring of the thin film transistor matrix, it has a two-layer structure in which the upper surface and the side surface of a low resistance metal are covered with a protective metal. The manufacturing process is simplified, the line width of the low-resistance metal is widened within the wiring width of the electrode wiring, and further, the surface of the protective metal is cleaned. It greatly contributes to the improvement of performance.

【図面の簡単な説明】[Brief description of drawings]

【図1】 実施例の工程順側面図FIG. 1 is a side view of a process according to an embodiment.

【符号の説明】[Explanation of symbols]

1 ガラス基板(透明な絶縁性基板) 2 低抵抗金属(アルミニウム)による第1の膜 3 保護用金属(チタンなど)による第2の膜 4 第1の膜と第2の膜からなる2層膜 5 レジストマスク 6 第2の膜と同じ保護用金属による第3の膜 1 Glass Substrate (Transparent Insulating Substrate) 2 First Film Made of Low Resistance Metal (Aluminum) 3 Second Film Made of Protective Metal (Titanium etc.) 4 Two Layer Film Composed of First Film and Second Film 5 Resist mask 6 Third film made of the same protective metal as the second film

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 透明な絶縁性基板上に形成された薄膜ト
ランジスタマトリクスを有する液晶表示パネルにおけ
る、該薄膜トランジスタマトリクスの電極配線を形成す
るに際して、 該絶縁性基板上に低抵抗金属による第1の膜とその上の
保護用金属による第2の膜からなる2層膜を形成する工
程と、 該2層膜をパターニングする工程と、 前記パターニングされた2層膜及びその外側の該絶縁性
基板上に該保護用金属による第3の膜を堆積する工程
と、 該第3の膜を異方性エッチングにより該2層膜の側面に
残してその外側に残らないように除去する工程と、を有
することを特徴とする液晶表示パネルの製造方法。
1. When forming an electrode wiring of the thin film transistor matrix in a liquid crystal display panel having a thin film transistor matrix formed on a transparent insulating substrate, a first film made of a low resistance metal is formed on the insulating substrate. A step of forming a two-layer film made of a second film of a protective metal thereon, a step of patterning the two-layer film, and a step of patterning the patterned two-layer film and the insulating substrate on the outside thereof. A step of depositing a third film made of a protective metal, and a step of removing the third film by anisotropic etching so as to leave the side surface of the two-layer film and not the outside thereof. A method of manufacturing a characteristic liquid crystal display panel.
【請求項2】 前記第3の膜の堆積厚さを前記第1の膜
の厚さ以上にすることを特徴とする請求項1記載の液晶
表示パネルの製造方法。
2. The method for manufacturing a liquid crystal display panel according to claim 1, wherein the deposited thickness of the third film is equal to or larger than the thickness of the first film.
【請求項3】 前記低抵抗金属はアルミニウムであり、
前記保護用金属は、チタン、モリブデン、タンタル、タ
ングステン、ニッケル、クロム、の中から選ばれた金属
であることを特徴とする請求項1または2記載の液晶表
示パネルの製造方法。
3. The low resistance metal is aluminum,
The method for manufacturing a liquid crystal display panel according to claim 1, wherein the protective metal is a metal selected from titanium, molybdenum, tantalum, tungsten, nickel, and chromium.
JP14975992A 1992-06-10 1992-06-10 Liquid crystal display panel manufacturing method Expired - Fee Related JP3168696B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14975992A JP3168696B2 (en) 1992-06-10 1992-06-10 Liquid crystal display panel manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14975992A JP3168696B2 (en) 1992-06-10 1992-06-10 Liquid crystal display panel manufacturing method

Publications (2)

Publication Number Publication Date
JPH05341299A true JPH05341299A (en) 1993-12-24
JP3168696B2 JP3168696B2 (en) 2001-05-21

Family

ID=15482130

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14975992A Expired - Fee Related JP3168696B2 (en) 1992-06-10 1992-06-10 Liquid crystal display panel manufacturing method

Country Status (1)

Country Link
JP (1) JP3168696B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008067099A (en) * 2006-09-07 2008-03-21 Toin Gakuen Array type ultrasonic probe and its manufacturing method
WO2021248537A1 (en) * 2020-06-09 2021-12-16 武汉华星光电半导体显示技术有限公司 Substrate and preparation method therefor, and display panel

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008067099A (en) * 2006-09-07 2008-03-21 Toin Gakuen Array type ultrasonic probe and its manufacturing method
WO2021248537A1 (en) * 2020-06-09 2021-12-16 武汉华星光电半导体显示技术有限公司 Substrate and preparation method therefor, and display panel

Also Published As

Publication number Publication date
JP3168696B2 (en) 2001-05-21

Similar Documents

Publication Publication Date Title
US6207480B1 (en) Method of manufacturing a thin film transistor array panel for a liquid crystal display
US7517464B2 (en) Method for manufacturing an LCD device
KR100338011B1 (en) a manufacturing method of panels for liquid crystal displays
KR100467545B1 (en) Thin film transistor and multilayer film structure and manufacturing method of same
JP2002141512A (en) Patterning method of thin film, tft array substrate using the patterning method, and manufacturing method of the tft array substrate
US6859252B2 (en) Active matrix substrate and manufacturing method thereof
JPS62285464A (en) Thin-film transistor array substrate and manufacture thereof
JP2000114532A (en) Liquid-crystal element, liquid-crystal display panel, and manufacture thereof
JPH11133455A (en) Production of liquid crystal display device
JPH04372934A (en) Manufacture of array substrate for liquid crystal display device
JP2674516B2 (en) Active matrix substrate and manufacturing method thereof
JP3168696B2 (en) Liquid crystal display panel manufacturing method
WO2020093486A1 (en) Cross-line structure and manufacturing method therefor
JPH06194688A (en) Thin-film transistor matrix device and its production
JPS62286271A (en) Manufacture of thin-film transistor substrate
JP3348564B2 (en) Method for manufacturing dielectric capacitor
JPH06132536A (en) Film transistor
JPH0756193A (en) Manufacture of thin film transistor matrix substrate
JPH0621052A (en) Manufacture of conductive film
JPH0682820A (en) Production of thin-film transistor matrix
JP2913737B2 (en) Method for manufacturing thin film transistor
JPS61145530A (en) Manufacture of thin-film transistor array
JP2712417B2 (en) Thin film transistor matrix
US6537706B1 (en) Method for making a photolithographic mask
JPH04195122A (en) Active matrix liquid crystal display device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20010213

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080316

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090316

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100316

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100316

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110316

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees