JPH0527140B2 - - Google Patents

Info

Publication number
JPH0527140B2
JPH0527140B2 JP59234011A JP23401184A JPH0527140B2 JP H0527140 B2 JPH0527140 B2 JP H0527140B2 JP 59234011 A JP59234011 A JP 59234011A JP 23401184 A JP23401184 A JP 23401184A JP H0527140 B2 JPH0527140 B2 JP H0527140B2
Authority
JP
Japan
Prior art keywords
timer
line
data processor
signal
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59234011A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60116018A (ja
Inventor
Ruisu Taitojen Donarudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of JPS60116018A publication Critical patent/JPS60116018A/ja
Publication of JPH0527140B2 publication Critical patent/JPH0527140B2/ja
Granted legal-status Critical Current

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Power Sources (AREA)
  • Microcomputers (AREA)
  • Direct Current Feeding And Distribution (AREA)
JP59234011A 1983-11-07 1984-11-06 電力リダクションシステムを有するデータ処理システム Granted JPS60116018A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US54995583A 1983-11-07 1983-11-07
US549955 1995-10-30

Publications (2)

Publication Number Publication Date
JPS60116018A JPS60116018A (ja) 1985-06-22
JPH0527140B2 true JPH0527140B2 (enExample) 1993-04-20

Family

ID=24195094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59234011A Granted JPS60116018A (ja) 1983-11-07 1984-11-06 電力リダクションシステムを有するデータ処理システム

Country Status (1)

Country Link
JP (1) JPS60116018A (enExample)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58222349A (ja) * 1982-06-18 1983-12-24 Nec Corp 情報処理装置

Also Published As

Publication number Publication date
JPS60116018A (ja) 1985-06-22

Similar Documents

Publication Publication Date Title
US4780843A (en) Wait mode power reduction system and method for data processor
JP4685312B2 (ja) データ処理システムおよび電力節約方法
JP2916568B2 (ja) コンピュータシステム及びプロセッサのクロックを停止する方法
US6308279B1 (en) Method and apparatus for power mode transition in a multi-thread processor
EP0676686B1 (en) Power management architecture for computer systems
US5511203A (en) Power management system distinguishing between primary and secondary system activity
US5842028A (en) Method for waking up an integrated circuit from low power mode
US5848281A (en) Method and apparatus for powder management in a multifunction controller with an embedded microprocessor
US5546568A (en) CPU clock control unit
US6193422B1 (en) Implementation of idle mode in a suspend/resume microprocessor system
USRE46193E1 (en) Distributed power control for controlling power consumption based on detected activity of logic blocks
JPH04278612A (ja) プロセッサ用クロック信号の制御方法及び情報処理システム
US7299370B2 (en) Method and apparatus for improved reliability and reduced power in a processor by automatic voltage control during processor idle states
US20080068238A1 (en) Entry/Exit Control To/From a Low Power State in a CPU with an Unprotected Pipeline
JPH0527140B2 (enExample)
JPS6312286B2 (enExample)
JPS58222349A (ja) 情報処理装置
JPH0756774A (ja) ウォッチドッグタイマ
KR100272531B1 (ko) 전자기기에 있어서의 전원 소모 방지장치 및 방법
JP2705311B2 (ja) マイクロコンピュータ
JPH0588775A (ja) クロツク切替え方式
JPH0588790A (ja) 電源制御方式
JPH0149968B2 (enExample)
JPH03252886A (ja) シングルチップマイクロコンピュータ
JPH05257751A (ja) マイクロコンピュータ

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371