JPH05226546A - Semiconductor device and its manufacture - Google Patents

Semiconductor device and its manufacture

Info

Publication number
JPH05226546A
JPH05226546A JP4023730A JP2373092A JPH05226546A JP H05226546 A JPH05226546 A JP H05226546A JP 4023730 A JP4023730 A JP 4023730A JP 2373092 A JP2373092 A JP 2373092A JP H05226546 A JPH05226546 A JP H05226546A
Authority
JP
Japan
Prior art keywords
resin
reference hole
lead
die
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4023730A
Other languages
Japanese (ja)
Other versions
JP2983105B2 (en
Inventor
Atsuhito Negoro
篤人 根来
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP4023730A priority Critical patent/JP2983105B2/en
Publication of JPH05226546A publication Critical patent/JPH05226546A/en
Application granted granted Critical
Publication of JP2983105B2 publication Critical patent/JP2983105B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To accurately cut a connection bar by forming a reference hole at the center of a resin in a sealing formation precess with a resin and then cutting out the connection bar upon positioning with the reference hole so as to cope with lead's deformation due to contraction, etc., when a resin hardens. CONSTITUTION:A reference hole 21 is easily made by forming a pin on a female mold of a mold die. By engaging the reference hole 21 with a positioning pin 31 farmed on a female die 3 which cuts a connection bar such as a tie bar 13, sure positioning is obtained. At this state, a tie tar punch 4 presses from above to accurately cut out a connection bar such as the tie bar 13, so a lead 14 is separated with little damage. To mold with resin, a lead frame 1 is aligned with a mold die using an index hole 12 of the lead frame 1 as a reference. At that time, the pin for a reference hole is farmed at, almost near, the center.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置およびその製
法に関する。さらに詳しくはリードフレームのタイバー
など各リードを連結している連結バーの切断を精度よく
行う半導体装置およびその製法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device and its manufacturing method. More specifically, the present invention relates to a semiconductor device that accurately cuts a connecting bar such as a tie bar of a lead frame that connects each lead, and a manufacturing method thereof.

【0002】[0002]

【従来の技術】半導体装置は半導体チップをダイボンデ
ィングするダイパッドおよびその周囲に配設されたリー
ドを、タイバーや連結リードなどの連結バーで一体に形
成したリードフレームを使用し、半導体チップをプリフ
ォーム材でダイパッドに接着し、各リードの先端とワイ
ヤボンディングなどの電気的接続をし、樹脂で半導体チ
ップおよび各リードの先端部分を封入成形(以下、モー
ルドという)したのち、ポンチなどで連結バーなどを切
断除去し、リードフレームから切り離して製造されてい
る。
2. Description of the Related Art A semiconductor device uses a lead frame in which a die pad for die-bonding a semiconductor chip and leads arranged around the die pad are integrally formed by a connecting bar such as a tie bar or a connecting lead, and a semiconductor chip is preformed. Adhesion to the die pad with a material, electrical connection such as wire bonding to the tip of each lead, encapsulation molding of the semiconductor chip and the tip of each lead (hereinafter referred to as mold) with resin, then using a punch or the like to connect bars Manufactured by cutting and removing and separating from the lead frame.

【0003】この樹脂でモールドしたり、連結バーを切
断する方法は、図3に樹脂でモールドしたリードフレー
ムの状態の概略斜視図を示すように、リードフレーム1
のサイドレール11に形成したインデックス孔12を基準に
してモールド用金型にセッティングし、樹脂2でモール
ドすると共に、そののちのタイバー13などの連結部分の
切断も前記インデックス孔12に切断機の下金型3の位置
決めピン32をセッティングして各リード14を電気的に分
離し半導体装置を形成している。
The method of molding with this resin or cutting the connecting bar is as shown in FIG. 3 which is a schematic perspective view of the lead frame molded with resin.
The index holes 12 formed in the side rails 11 are set in the mold for molding, and the resin 2 is used for molding, and then the connecting portions such as the tie bars 13 are also cut into the index holes 12 under the cutting machine. The positioning pins 32 of the mold 3 are set to electrically separate the leads 14 to form a semiconductor device.

【0004】[0004]

【発明が解決しようとする課題】しかし、従来のリード
フレーム1のインデックス孔12を基準にして連結バーを
切断すると微妙な位置ずれが生じ、タイバー13の切断が
リード14側にずれ込んでリード14が部分的に細くなり、
機械的強度が低下して曲り易くなったり、電気抵抗の増
大などの特性劣化が生じたり、片当りするためタイバー
カットのポンチを部分的に傷め寿命を短くするという問
題がある。
However, when the connecting bar is cut with reference to the index hole 12 of the conventional lead frame 1, a slight positional deviation occurs, and the cutting of the tie bar 13 shifts to the lead 14 side, so that the lead 14 is formed. Partly thinner,
There is a problem that the mechanical strength is lowered to make it easier to bend, characteristic deterioration such as increase in electric resistance occurs, and the tie bar cut punch is partially damaged due to one-sided contact to shorten the life.

【0005】この位置ずれの生じる原因は、本来タイバ
ー13はリードフレーム1の一部であるため、リードフレ
ーム1のインデックス孔12を基準にして正確に定まるは
ずであるが、リードフレームの公差は小さくできず、±
50μmの公差があること、および樹脂2でモールドする
と冷却時に収縮し、樹脂2による収縮力などのためリー
ドフレーム1のリード14部分も引張られて変形すること
のためと考えられる。この傾向はとくに、半導体装置の
高集積化、小型化の要請が強まり、細いリードで狭ピッ
チ化の進んだ多ピンの半導体装置に顕著に現われてい
る。このような狭ピッチ化の半導体装置ではたとえば、
リード間のピッチが0.3mm 、リード幅が0.1 〜0.12mmで
あり、リードとリードの間隔は0.18mmしかなく、非常に
正確な精度が必要とされる。
Since the tie bar 13 is originally a part of the lead frame 1, the cause of this positional deviation should be accurately determined with reference to the index hole 12 of the lead frame 1, but the tolerance of the lead frame is small. I can't, ±
It is considered that there is a tolerance of 50 μm, and that when the resin 2 is molded, the resin shrinks during cooling, and the lead 14 portion of the lead frame 1 is also pulled and deformed due to the shrinking force of the resin 2. This tendency is particularly noticeable in a multi-pin semiconductor device in which the pitch is narrowed by a thin lead due to an increasing demand for high integration and miniaturization of the semiconductor device. In such a narrow pitch semiconductor device, for example,
The lead pitch is 0.3mm, the lead width is 0.1 to 0.12mm, and the lead-to-lead spacing is only 0.18mm, which requires very precise accuracy.

【0006】本発明はこのような状況に鑑み、細いリー
ドで狭ピッチ化された半導体装置のタイバーなど連結バ
ーの切断除去を正確に行える半導体装置の製法を提供す
ることを目的とする。
In view of such circumstances, an object of the present invention is to provide a method of manufacturing a semiconductor device capable of accurately cutting and removing a connecting bar such as a tie bar of a semiconductor device having a narrow pitch with thin leads.

【0007】[0007]

【課題を解決するための手段】本発明による半導体装置
の製法は、ダイパッドとその周囲に配置されたリード
が、連結バーで相互に連結されたリードフレームの前記
ダイパッドに半導体チップをダイボンディングし、該半
導体チップと前記リードの先端とを電気的接続し、前記
半導体チップおよび前記リードの先端部分を樹脂で封入
成形したのち前記連結バーを切断除去して前記各リード
を電気的に分離する半導体装置の製法であって、前記樹
脂で封入成形する工程で前記樹脂の中心部に基準孔を形
成し、該基準孔により位置決めをして前記連結バーを切
断除去することを特徴とするものである。
According to the method of manufacturing a semiconductor device of the present invention, a semiconductor chip is die-bonded to the die pad of a lead frame in which a die pad and leads arranged around the die pad are mutually connected by a connecting bar, A semiconductor device in which the semiconductor chip and the ends of the leads are electrically connected, the ends of the semiconductor chip and the leads are encapsulated and molded, and then the connecting bar is cut and removed to electrically separate the leads. The method is characterized in that a reference hole is formed in the central portion of the resin in the step of molding with the resin, the positioning is performed by the reference hole, and the connecting bar is cut and removed.

【0008】また、本発明による半導体装置は、ダイパ
ッドに半導体チップがダイボンディングされ、該半導体
チップおよびその周囲の各リードとの電気的接続部が樹
脂で封入成形されてなる半導体装置であって、前記樹脂
の中央部に基準孔が形成され、該基準孔を位置決めとし
て前記各リードがリードフレームから切断分離されてな
ることを特徴とするものである。
Further, the semiconductor device according to the present invention is a semiconductor device in which a semiconductor chip is die-bonded to a die pad, and the semiconductor chip and electrical connection portions with respective leads around the semiconductor chip are encapsulated and molded with resin. A reference hole is formed in the central portion of the resin, and each lead is cut and separated from the lead frame by using the reference hole as a positioning.

【0009】[0009]

【作用】樹脂でモールドするとき、樹脂は中心部に収縮
して固化し、各リード部分も中心部の方に引張られ、リ
ードフレームの状態と比べて各リードの位置にずれが生
じる。しかし本発明によれば樹脂でモールドするときに
樹脂の中心部に基準孔を形成し、その基準孔により連結
バーの切断機の金型を位置合わせしているため、中心部
の基準孔からは左右へのリードの位置ずれはほぼ同程度
で位置合わせがし易く、ずれによるリード部の切断など
がなくなり、正確に連結バーの切断をできる。
When the resin is molded, the resin shrinks and solidifies in the central portion, and each lead portion is also pulled toward the central portion, resulting in a shift in the position of each lead compared with the state of the lead frame. However, according to the present invention, the reference hole is formed in the center of the resin when the resin is molded, and the die of the cutting machine of the connecting bar is aligned with the reference hole. The positional deviation of the leads to the left and right is almost the same, and the positioning is easy, and the cutting of the lead portion due to the deviation is eliminated, and the connecting bar can be cut accurately.

【0010】[0010]

【実施例】つぎに、図面を参照しながら本発明について
説明する。図1は本発明によりタイバーなどの連結バー
を切断する状態を説明する分解斜視図で、図2はその断
面を示す説明図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below with reference to the drawings. FIG. 1 is an exploded perspective view illustrating a state in which a connecting bar such as a tie bar is cut according to the present invention, and FIG. 2 is an explanatory view showing a cross section thereof.

【0011】図1〜2において、リードフレーム1のダ
イパッド15に半導体チップ5がダイボンディングされ、
リード14とワイヤボンディングなどの電気的接続がされ
樹脂2でモールドされた状態を示しており、リードフレ
ーム1のサイドレール11にはインデックス孔12が形成さ
れ、樹脂でモールドするときの樹脂流れを防止するため
のタイバー13および周囲の連結リードにより各リード14
は連結されている。本実施例では前工程の樹脂でモール
ドするときに、樹脂2の中心部に基準孔21を形成してい
る。この基準孔21はモールド用金型の下型にピンを形成
しておくことにより、容易に形成できる。この基準孔21
とタイバー13など連結バーを切断する下金型3に形成さ
れた位置決めピン31とを嵌合させることにより、しっか
りと位置決めをすることができる。(図には半導体装置
1個分しか図示されていないが、リードフレームには横
方向に同じ半導体装置が何個も連結されており、各々の
樹脂部分に基準孔が形成されているため回転方向のずれ
は発生しない。)この状態でタイバーポンチ4を上側か
らプレスすることにより、タイバー13など連結バーを正
確に切断でき、リード14をほとんど傷つけないで分離で
きる。
1 and 2, the semiconductor chip 5 is die-bonded to the die pad 15 of the lead frame 1,
It shows a state in which the lead 14 is electrically connected by wire bonding or the like and is molded with the resin 2. An index hole 12 is formed in the side rail 11 of the lead frame 1 to prevent resin flow when molding with the resin. Each tie bar 13 with a tie bar 13 for
Are connected. In this embodiment, the reference hole 21 is formed in the center of the resin 2 when the resin is molded in the previous step. The reference hole 21 can be easily formed by forming a pin on the lower die of the molding die. This reference hole 21
It is possible to firmly perform positioning by fitting the positioning pin 31 formed on the lower mold 3 that cuts the connecting bar such as the tie bar 13 to each other. (Only one semiconductor device is shown in the figure, but the same semiconductor device is laterally connected to the lead frame, and the reference hole is formed in each resin portion, so that the rotation direction By pressing the tie bar punch 4 from the upper side in this state, the connecting bar such as the tie bar 13 can be accurately cut, and the leads 14 can be separated with almost no damage.

【0012】樹脂でモールドするときは、リードフレー
ム1のインデックス孔12を基準にしてリードフレーム1
とモールド用金型との位置合わせをすることになるが、
樹脂が固化するときに収縮力が働き、樹脂の中心方向に
各リード14も引張られる方向にずれを生じる。しかしモ
ールド用金型に形成した基準孔用のピンはモールドされ
る樹脂のほぼ中心部になるように形成されており、しか
もモールド用金型の精度は10μm以下で形成できるた
め、成形樹脂の中心部に形成された基準孔21は非常に精
度よく形成できる。そのため、そののちの連結バー切断
用の金型をこの樹脂2に形成された基準孔21により位置
合わせすることにより、リード間隔の狭くなった半導体
装置でも正確に切断できる。
When molding with resin, the lead frame 1 is referenced with reference to the index holes 12 of the lead frame 1.
Will be aligned with the mold for molding,
When the resin solidifies, a contracting force acts, and each lead 14 is displaced in the direction of pulling the lead 14 toward the center of the resin. However, the pin for the reference hole formed in the molding die is formed so as to be almost in the center of the resin to be molded, and the accuracy of the molding die can be formed with a precision of 10 μm or less. The reference hole 21 formed in the portion can be formed very accurately. Therefore, by aligning the die for cutting the connecting bar thereafter with the reference hole 21 formed in the resin 2, it is possible to accurately cut even a semiconductor device having a narrow lead interval.

【0013】前述の樹脂2に形成される基準孔21はリー
ドフレームの下側に形成した例で説明したが、リードフ
レームより上側、すなわち金型の上型に突起を設けて形
成してもよい。このばあい、ポンチ4はリードフレーム
の裏側からプレスすることになる。しかし、前述の理由
によりできるだけ成形された樹脂の中心部に形成するこ
とが望ましい。また基準孔21をダイパッド15の裏側で、
ダイパッド15の裏面が外部と連通するように形成する
と、樹脂の吸湿性による水分がハンダ付けなどの高温状
態で蒸気化したときでも、この基準孔21を経て外部に放
出され、樹脂の剥離ひいてはクラックに発展するのを防
止する効果を兼ねることができる。
Although the reference hole 21 formed in the resin 2 is described as being formed on the lower side of the lead frame, it may be formed by providing a protrusion on the upper side of the lead frame, that is, on the upper die of the die. . In this case, the punch 4 is pressed from the back side of the lead frame. However, for the above-mentioned reason, it is desirable to form the resin at the center of the molded resin as much as possible. In addition, the reference hole 21 on the back side of the die pad 15,
When the back surface of the die pad 15 is formed so as to communicate with the outside, even when the moisture due to the hygroscopicity of the resin is vaporized in a high temperature state such as soldering, the moisture is released to the outside through the reference hole 21, and the resin peels and cracks. It can also have the effect of preventing the development.

【0014】また前述のモールド時に基準孔を形成する
のに、モールド用金型のピンをテーパ形に形成して円錐
台状の基準孔を形成すればモールド後に成形品を金型か
ら取り外すとき容易に分離でき、基準孔に傷をつけたり
変形させることがない。このばあい、連結バー切断の金
型の位置決めピンもテーパに形成すればよい。
Further, in forming the reference hole at the time of the above-mentioned molding, if the pin of the mold for molding is formed into a tapered shape and the reference hole of a truncated cone shape is formed, it is easy to remove the molded product from the mold after molding. The reference hole is not damaged or deformed. In this case, the positioning pin of the mold for cutting the connecting bar may be tapered.

【0015】[0015]

【発明の効果】以上説明したように本発明によれば、連
結バーの切断を樹脂でモールドするときに樹脂の中央部
付近に形成された基準孔を位置決めにして切断機の抜き
型を合わせているため、樹脂の固化のときに収縮などに
より生じるリードの変形に対しても対応でき、正確に連
結バーの切断をできる。その結果、リードを部分的に細
くして機械的強度を弱めたり、電気的特性を悪化させる
ことがなく、歩留が向上する。また連結バーを切断する
ポンチも片当りしないため、部分的損耗がなく設備の長
寿命化につながる。
As described above, according to the present invention, when the cutting of the connecting bar is molded with resin, the reference hole formed in the vicinity of the central portion of the resin is positioned and the cutting die of the cutting machine is aligned. Therefore, it is possible to cope with the deformation of the leads caused by shrinkage when the resin is solidified, and the connecting bar can be cut accurately. As a result, the lead is partially thinned to reduce the mechanical strength and the electrical characteristics are not deteriorated, and the yield is improved. In addition, since the punch for cutting the connecting bar does not hit one side, there is no partial wear and the life of the equipment is extended.

【0016】さらに、樹脂でモールドするときに基準孔
を形成するため、この基準孔をダイパッドの裏側に連通
するように形成すれば、樹脂で吸湿した水分の蒸気を外
部に逃がすことができ、樹脂の剥離やクラックを防止す
ることもできる。
Further, since the reference hole is formed when the resin is molded, if the reference hole is formed so as to communicate with the back side of the die pad, the moisture vapor absorbed by the resin can escape to the outside. It is also possible to prevent peeling and cracks.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例である連結バーを切断する状
態を説明する分解斜視図である。
FIG. 1 is an exploded perspective view illustrating a state in which a connecting bar according to an embodiment of the present invention is cut.

【図2】図1の断面を示す図である。FIG. 2 is a diagram showing a cross section of FIG.

【図3】従来の連結バーを切断する状態を説明する斜視
図である。
FIG. 3 is a perspective view illustrating a state in which a conventional connecting bar is cut.

【符号の説明】[Explanation of symbols]

1 リードフレーム 2 樹脂 5 半導体チップ 13 タイバー 14 リード 21 基準孔 31 位置決めピン 1 Lead frame 2 Resin 5 Semiconductor chip 13 Tie bar 14 Lead 21 Reference hole 31 Positioning pin

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 ダイパッドとその周囲に配置されたリー
ドが、連結バーで相互に連結されたリードフレームの前
記ダイパッドに半導体チップをダイボンディングし、該
半導体チップと前記リードの先端とを電気的接続し、前
記半導体チップおよび前記リードの先端部分を樹脂で封
入成形したのち前記連結バーを切断除去して前記各リー
ドを電気的に分離する半導体装置の製法であって、前記
樹脂で封入成形する工程で前記樹脂の中心部に基準孔を
形成し、該基準孔により位置決めをして前記連結バーを
切断除去することを特徴とする半導体装置の製法。
1. A semiconductor chip is die-bonded to the die pad of a lead frame in which a die pad and leads arranged around the die pad are mutually connected by a connecting bar, and the semiconductor chip and the tip of the lead are electrically connected. A method of manufacturing a semiconductor device in which the tip ends of the semiconductor chip and the leads are encapsulated with resin, and then the connecting bar is cut and removed to electrically separate the leads from each other. 2. A method of manufacturing a semiconductor device, wherein a reference hole is formed in the central part of the resin, the positioning is performed by the reference hole, and the connecting bar is cut and removed.
【請求項2】 ダイパッドに半導体チップがダイボンデ
ィングされ、該半導体チップおよびその周囲の各リード
との電気的接続部が樹脂で封入成形されてなる半導体装
置であって、前記樹脂の中央部に基準孔が形成され、該
基準孔を位置決めとして前記各リードがリードフレーム
から切断分離されてなる半導体装置。
2. A semiconductor device in which a semiconductor chip is die-bonded to a die pad, and an electrical connection portion between the semiconductor chip and each of the leads around the semiconductor chip is encapsulated and molded by a resin, wherein a central portion of the resin is used as a reference. A semiconductor device in which a hole is formed and each of the leads is cut and separated from a lead frame by using the reference hole as a positioning.
JP4023730A 1992-02-10 1992-02-10 Semiconductor device and manufacturing method thereof Expired - Fee Related JP2983105B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4023730A JP2983105B2 (en) 1992-02-10 1992-02-10 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4023730A JP2983105B2 (en) 1992-02-10 1992-02-10 Semiconductor device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JPH05226546A true JPH05226546A (en) 1993-09-03
JP2983105B2 JP2983105B2 (en) 1999-11-29

Family

ID=12118436

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4023730A Expired - Fee Related JP2983105B2 (en) 1992-02-10 1992-02-10 Semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP2983105B2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013099415A1 (en) * 2011-12-26 2013-07-04 株式会社フジクラ Optical module
JP2013134347A (en) * 2011-12-26 2013-07-08 Fujikura Ltd Optical module
JP2013134348A (en) * 2011-12-26 2013-07-08 Fujikura Ltd Positioning method and optical module
JP2013164639A (en) * 2013-05-31 2013-08-22 Fujikura Ltd Optical module
JP2013190821A (en) * 2013-05-31 2013-09-26 Fujikura Ltd Optical module
JP2014071150A (en) * 2012-09-27 2014-04-21 Fujikura Ltd Module manufacturing method, and module
CN116373209A (en) * 2023-06-05 2023-07-04 宁波中车时代传感技术有限公司 Manufacturing method of plastic package current detection device and plastic package current detection device

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013099415A1 (en) * 2011-12-26 2013-07-04 株式会社フジクラ Optical module
JP2013134347A (en) * 2011-12-26 2013-07-08 Fujikura Ltd Optical module
JP2013134348A (en) * 2011-12-26 2013-07-08 Fujikura Ltd Positioning method and optical module
CN103282814A (en) * 2011-12-26 2013-09-04 株式会社藤仓 Optical module
US8842952B2 (en) 2011-12-26 2014-09-23 Fujikura Ltd. Optical module
CN103282814B (en) * 2011-12-26 2015-02-25 株式会社藤仓 Optical module
US9453978B2 (en) 2011-12-26 2016-09-27 Fujikura Ltd. Optical module
JP2014071150A (en) * 2012-09-27 2014-04-21 Fujikura Ltd Module manufacturing method, and module
JP2013164639A (en) * 2013-05-31 2013-08-22 Fujikura Ltd Optical module
JP2013190821A (en) * 2013-05-31 2013-09-26 Fujikura Ltd Optical module
CN116373209A (en) * 2023-06-05 2023-07-04 宁波中车时代传感技术有限公司 Manufacturing method of plastic package current detection device and plastic package current detection device

Also Published As

Publication number Publication date
JP2983105B2 (en) 1999-11-29

Similar Documents

Publication Publication Date Title
US6630729B2 (en) Low-profile semiconductor package with strengthening structure
US7019388B2 (en) Semiconductor device
US6193493B1 (en) Injection of encapsulating material on an optocomponent
US7521290B2 (en) Method of manufacturing circuit device
EP0409196B1 (en) Plastic molded type semiconductor device
US6114189A (en) Molded array integrated circuit package
US20030030131A1 (en) Semiconductor package apparatus and method
US6224360B1 (en) Resin sealing device for chip-size packages
JP2927660B2 (en) Method for manufacturing resin-encapsulated semiconductor device
US7456049B2 (en) Method of fabricating lead frame and method of fabricating semiconductor device using the same, and lead frame and semiconductor device using the same
US5837567A (en) Lead frame and semiconductor device
US5929513A (en) Semiconductor device and heat sink used therein
US6333211B1 (en) Process for manufacturing a premold type semiconductor package using support pins in the mold and external connector bumps
US20020074147A1 (en) Bump chip lead frame and package
JP2000294715A (en) Semiconductor device and manufacture thereof
EP0651440B1 (en) High reliable power package for an electronic semiconductor circuit
JP3877409B2 (en) Manufacturing method of semiconductor device
JPH05226546A (en) Semiconductor device and its manufacture
JPH06252333A (en) Semiconductor device and manufacture thereof
JP2936769B2 (en) Lead frame for semiconductor device
JPH088375A (en) Semiconductor device, lead frame and mold for manufacturing semiconductor device
JPH0936155A (en) Manufacture of semiconductor device
JPH06252188A (en) Method and device for manufacturing resin-encapsulated semiconductor chip
JPH10135375A (en) Semiconductor device and method and system for manufacturing semiconductor device
JPS59143334A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees