JPH0522268A - Synchronizing immediate pull-in system - Google Patents

Synchronizing immediate pull-in system

Info

Publication number
JPH0522268A
JPH0522268A JP3197460A JP19746091A JPH0522268A JP H0522268 A JPH0522268 A JP H0522268A JP 3197460 A JP3197460 A JP 3197460A JP 19746091 A JP19746091 A JP 19746091A JP H0522268 A JPH0522268 A JP H0522268A
Authority
JP
Japan
Prior art keywords
station
time difference
time
circuit
synchronization signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3197460A
Other languages
Japanese (ja)
Other versions
JP2870239B2 (en
Inventor
Shigeru Usuki
繁 臼杵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP3197460A priority Critical patent/JP2870239B2/en
Publication of JPH0522268A publication Critical patent/JPH0522268A/en
Application granted granted Critical
Publication of JP2870239B2 publication Critical patent/JP2870239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To shorten the synchronization pull-in time when a synchronizing signal of its own station is synchronized with a synchronizing signal of a host station at application of power of its own station. CONSTITUTION:A control direction detection circuit 8 obtains a timewise direction F for phase control depending on the quantity between a time difference C of its own station and a time difference D of a host station as to its own station synchronizing signal and a host station synchronizing signal in response to a detection output F of a power application detection circuit 7, an absolute value difference detection control circuit 9 obtains a mean value between the time differences C and D, it is compared with a prescribed value H at a comparator circuit 10, and when the mean value is larger than the prescribed value, a pulse generation control circuit 12 generates a reset pulse K in response to the timewise direction F and the comparison result J to control the reset state of a frequency divider circuit 3.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、対向する上位局との間
においてデータ通信を行う場合、上位局の同期信号に対
し自局において発生する同期信号を同期させる方式に関
するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a system for synchronizing a synchronizing signal generated in the local station with a synchronizing signal of the upper station when performing data communication with an opposite upper station.

【0002】[0002]

【従来の技術】図3のブロック図に示すとおり、発振器
(以下、OSC)1の出力を自動位相制御回路(以下、
APC)2により位相調整を行ってから、分周回路(以
下、DIV)3において分周し所望の周波数としたう
え、自局同期信号(以下、LSY)Aとして送出し、こ
れをデータ送信のタイミング信号等として使用するもの
となっている。
2. Description of the Related Art As shown in the block diagram of FIG. 3, an output of an oscillator (hereinafter, OSC) 1 is controlled by an automatic phase control circuit (hereinafter,
APC) 2 adjusts the phase, and then frequency-dividing circuit (hereinafter, DIV) 3 frequency-divides it to a desired frequency and sends it as local station synchronization signal (hereinafter, LSY) A, which is used for data transmission. It is used as a timing signal or the like.

【0003】また、上位局受信部(以下、REC)4に
より上位局からの同期信号Bを受信し、これとLSY・
Aとの時間差Cを時間計測回路(以下、TDM)5によ
り求め、時間差Cを比較回路(以下、CMP)6へ与え
ると共に、REC4により受信した上位局における上位
局同期信号(以下、MSY)と自局からの同期信号との
時間差DもCMP6へ与えており、両時間差CとDとの
比較をCMP6が行い、この結果に応じてAPC2を制
御し、MSYに対しLSY・Aを同期させるものとなっ
ている。
Further, the upper station receiving unit (hereinafter referred to as REC) 4 receives the synchronization signal B from the upper station.
A time difference C from A is obtained by a time measurement circuit (hereinafter, TDM) 5, the time difference C is given to a comparison circuit (hereinafter, CMP) 6, and a higher station synchronization signal (hereinafter, MSY) in a higher station received by the REC 4 is obtained. The time difference D from the synchronization signal from the own station is also given to the CMP6, and the time difference C and D are compared by the CMP6, and the APC2 is controlled according to this result to synchronize the LSY • A with the MSY. Has become.

【0004】なお、以上の位相制御においては、同期引
込み時間を短縮するため、位相制御の頻度を段階的に変
化させており、CMP6による比較結果が一定値より大
きいとき1フレームにつき1回の割合により行い、比較
結果が一定値より小となれば24フレームにつき1回の
割合とし、比較結果が零となるまで、この制御を継続す
るものとなっている。
In the above phase control, the frequency of phase control is changed stepwise in order to shorten the synchronization pull-in time. When the comparison result by the CMP 6 is larger than a certain value, the rate is once per frame. When the comparison result becomes smaller than a fixed value, the ratio is set once for every 24 frames, and this control is continued until the comparison result becomes zero.

【0005】[0005]

【発明が解決しようとする課題】しかし、自局の電源を
投入したときには、MSYに対しLSYが全くの非同期
状態となっており、MSYにLSYが同期するまでの同
期引込み時間は、MSYとLSYとの時間差および自局
側位相制御の制御幅と制御頻度とにより定まるため、同
期完了までの所要時間が大となり、この間はデータ通信
が正常に行えない欠点を生じている。したがって、本発
明の目的は、自局の電源投入に応じ速やかに同期完了状
態とすることのできる同期即時引込み方式を提供するも
のである。
However, when the power of the local station is turned on, LSY is in a completely asynchronous state with respect to MSY, and the synchronization pull-in time until LSY is synchronized with MSY is MSY and LSY. And the control width and control frequency of the local side phase control, the time required for completion of synchronization becomes long, and during this period, data communication cannot be performed normally. Therefore, an object of the present invention is to provide a synchronous immediate pull-in system that can quickly bring the synchronization to a completed state when the power of the local station is turned on.

【0006】[0006]

【課題を解決するための手段】本発明は、上記の目的を
達成するため、上述の方式において、自局の電源投入に
応じ自局のMSYとLSYとの時間差に対する上位局に
おけるMSYとLSYとの時間差が如何なる大小関係か
により自動位相制御の時間的方向を求め、自局と上位局
との各時間差の平均値が所定値より大のとき、求めた時
間的方向にしたがい自動位相制御を行うものとしてい
る。
In order to achieve the above-mentioned object, the present invention uses the above-mentioned method, in which MSY and LSY in the upper station with respect to the time difference between MSY and LSY of the own station in accordance with the power-on of the own station. The time direction of the automatic phase control is calculated according to the magnitude relationship of the time difference between the two, and when the average value of the time differences between the own station and the upper station is larger than the predetermined value, the automatic phase control is performed according to the calculated time direction. I am supposed to.

【0007】[0007]

【作用】したがって、電源投入時に自動位相制御の時間
的方向が求められ、これに応じて位相制御が行われるた
め、同期完了までの所要時間が短縮される。
Therefore, the time direction of the automatic phase control is determined when the power is turned on, and the phase control is performed in accordance with this, so that the time required to complete the synchronization is shortened.

【0008】[0008]

【実施例】以下、実施例を示す図1および図2により本
発明の詳細を説明する。図1はブロック図、図2は動作
状況を示すタイミングチャートであり、図1において
は、図3に示したOSC1乃至CMP6のほか、電源投
入検出回路(以下、PON)7以降が設けてあり、PO
N7が自局の電源投入に応じて検出出力Eを生ずると、
これにしたがい制御方向検出回路(以下、CDD)8が
自局におけるMSY・BとLSY・Aとの時間差Cと、
上位局から受信した上位局におけるMSYとLSYとの
時間差Dが如何なる大小関係かを求め、C>Dのとき位
相制御を遅らせ、C<Dのときは位相制御を早めるもの
とし、これにより位相制御の時間的方向を定め、この方
向情報Fを送出する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The details of the present invention will be described below with reference to FIGS. FIG. 1 is a block diagram, and FIG. 2 is a timing chart showing the operation status. In FIG. 1, in addition to the OSC1 to CMP6 shown in FIG. 3, a power-on detection circuit (hereinafter, PON) 7 or later is provided, PO
When N7 produces the detection output E in response to the power-on of its own station,
In accordance with this, the control direction detection circuit (hereinafter, CDD) 8 has a time difference C between MSY · B and LSY · A at its own station,
The magnitude difference of the time difference D between the MSY and the LSY in the upper station received from the upper station is obtained, the phase control is delayed when C> D, and the phase control is advanced when C <D. , The direction information F is sent out.

【0009】また、時間差C,Dは、絶対値差検出・制
御回路(以下、ABD)9にも与えられており、ABD
9において|C−D|/2の演算により時間差CとDと
の平均値Gが求められ、この平均値GはCMP10によ
り基準値設定回路(以下、FST)11からの所定値H
と比較される。
The time differences C and D are also given to an absolute value difference detection / control circuit (hereinafter referred to as ABD) 9, and the ABD
9, the average value G of the time differences C and D is obtained by calculating | C−D | / 2. This average value G is a predetermined value H from the reference value setting circuit (FST) 11 by the CMP 10.
Compared to.

【0010】FST11により設定された所定値は、同
期外れとされるよりも若干少の値が定めてあり、CMP
10による平均値Gと所定値Hとの比較結果が|C−D
|/2>Hのとき、CMP10は比較結果Jをパルス発
生制御回路(以下、PGC)12へ与え、比較結果Jに
比例しかつ方向情報Fに応じたパルスKをPGC12よ
り送出させ、これによりDIV3のリセットを行い、A
PC2およびDIV3による自動位相制御状況を調整す
る。
The predetermined value set by the FST 11 is set to a value slightly smaller than that which is regarded as out of synchronization.
The comparison result of the average value G and the predetermined value H by 10 is | CD
When | / 2> H, the CMP 10 gives the comparison result J to the pulse generation control circuit (hereinafter, PGC) 12 and causes the PGC 12 to output the pulse K proportional to the comparison result J and according to the direction information F. Reset DIV3, A
Adjust the automatic phase control situation by PC2 and DIV3.

【0011】図2(A)は、|C−D|/2>Hのと
き、上位局MSのMSY・Sと自局SSのLSY・Aと
の関係を示す図であり、相互間の伝送時間によりMSY
・SがMSY・Bとして受信される一方、LSY・A
は、上位局MSにおいてLSY・bとして受信されるた
め、上位局MSにおける時間差Dよりも自局SSの時間
差Cが小となり、かつ、|C−D|/2>Hの条件が成
立しているため、LSY・Aの発生時点を早め、矢印方
向へ位相制御を調整することによりC=Dとなって同期
が完了する。
FIG. 2A is a diagram showing the relationship between MSY.S of the upper station MS and LSY.A of the own station SS when | CD | / 2> H, and the transmission between them. MSY by time
-S is received as MSY-B while LSY-A
Is received by the upper station MS as LSY · b, the time difference C of the own station SS is smaller than the time difference D of the upper station MS, and the condition | C−D | / 2> H is satisfied. Therefore, by advancing the timing of occurrence of LSY · A and adjusting the phase control in the direction of the arrow, C = D and synchronization is completed.

【0012】以上に対し、図2(B)は、|C−D|/
2<Hのとき、同様の関係を示しており、この条件では
APC2のみによる位相制御によっても十分に速やかな
同期引込みが行なわれるため、このときには、CMP1
0がPGC12へ停止情報を与え、パルスKの送出を停
止させるものとなっている。
In contrast to the above, FIG. 2B shows | C-D | /
When 2 <H, the same relationship is shown, and under this condition, the synchronization pull-in is performed sufficiently quickly even by the phase control by only the APC2.
0 gives stop information to the PGC 12 to stop the transmission of the pulse K.

【0013】したがって、上位局MSと自局SSとの間
の伝送時間による時間差が直ちに消去され、電源投入時
にも即時に同期引込みが行われるため、これに要する時
間は従来の数秒間から1/1000秒程度となり、大幅
に同期完了までの所要時間が短縮される。
Therefore, the time difference due to the transmission time between the upper station MS and the own station SS is immediately erased, and the synchronization pull-in is performed immediately when the power is turned on. It takes about 1000 seconds, and the time required to complete the synchronization is greatly shortened.

【0014】[0014]

【発明の効果】以上の説明により明らかなとおり本発明
によれば、自局の電源投入に応じ、上位局の同期信号と
自局の同期信号との時間差が上位局および自局において
如何なる大小関係であるかにより自動位相制御の時間的
方向を求め、両局における時間差の平均値が所定値より
大のとき求めた時間的方向にしたがい自動位相制御を行
うものとしたことにより、電源投入時の同期引込み時間
が大幅に短縮され、直ちに正常なデータ通信を開始する
ことができるため、同期信号を用いるデータ通信の同期
引込みにおいて顕著な効果が得られる。
As is apparent from the above description, according to the present invention, the time difference between the synchronization signal of the upper station and the synchronization signal of the own station in response to the power-on of the own station is large and small in any relation between the upper station and the own station. If the average value of the time difference between the two stations is larger than a predetermined value, the automatic phase control is performed according to the obtained time direction. Since the synchronization pull-in time is significantly shortened and normal data communication can be started immediately, a remarkable effect can be obtained in the synchronization pull-in of data communication using the synchronization signal.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例を示すブロック図である。FIG. 1 is a block diagram showing an embodiment of the present invention.

【図2】図1の動作状況を示すタイミングチャートであ
る。
FIG. 2 is a timing chart showing the operation status of FIG.

【図3】従来例のブロック図である。FIG. 3 is a block diagram of a conventional example.

【符号の説明】[Explanation of symbols]

1 発振器 2 自動位相制御回路 3 分周回路 4 上位局受信部 5 時間計測回路 6,10 比較回路 7 電源投入検出回路 8 制御方向検出回路 9 絶対値差検出・制御回路 11 基準値設定回路 12 パルス発生制御回路 1 Oscillator 2 Automatic phase control circuit 3 Dividing circuit 4 Upper station receiving section 5 Time measurement circuit 6, 10 Comparison circuit 7 Power-on detection circuit 8 Control direction detection circuit 9 Absolute value difference detection / control circuit 11 Reference value setting circuit 12 Pulse Generation control circuit

Claims (1)

【特許請求の範囲】 【請求項1】 上位局からの同期信号と自局の同期信号
との時間差を求め、この時間差と前記上位局における上
位局の同期信号と前記自局からの同期信号との時間差と
を比較し、この比較結果により自局同期信号の自動位相
制御を行い、前記上位局の同期信号に対し自局の同期信
号を同期させる方式において、前記自局の電源投入に応
じ自局の前記時間差と上位局における前記時間差との大
小関係により自動位相制御の時間的方向を求め、自局の
前記時間差と上位局の前記時間差との平均値が所定値よ
り大のとき前記時間的方向にしたがい前記自動位相制御
を行うことを特徴とする同期即時引込み方式。
Claim: What is claimed is: 1. A time difference between a synchronization signal from an upper station and a synchronization signal of the own station is obtained, and this time difference, a synchronization signal of the upper station in the upper station and a synchronization signal from the own station are obtained. In the method of synchronizing the own station's synchronization signal with the synchronization signal of the host station by performing automatic phase control of the own station's synchronization signal based on the comparison result, The time direction of automatic phase control is obtained from the magnitude relationship between the time difference of the station and the time difference of the upper station, and the time direction is obtained when the average value of the time difference of the own station and the time difference of the upper station is larger than a predetermined value. A synchronous immediate pull-in method characterized in that the automatic phase control is performed according to the direction.
JP3197460A 1991-07-12 1991-07-12 Synchronous immediate pull-in method Expired - Fee Related JP2870239B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3197460A JP2870239B2 (en) 1991-07-12 1991-07-12 Synchronous immediate pull-in method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3197460A JP2870239B2 (en) 1991-07-12 1991-07-12 Synchronous immediate pull-in method

Publications (2)

Publication Number Publication Date
JPH0522268A true JPH0522268A (en) 1993-01-29
JP2870239B2 JP2870239B2 (en) 1999-03-17

Family

ID=16374874

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3197460A Expired - Fee Related JP2870239B2 (en) 1991-07-12 1991-07-12 Synchronous immediate pull-in method

Country Status (1)

Country Link
JP (1) JP2870239B2 (en)

Also Published As

Publication number Publication date
JP2870239B2 (en) 1999-03-17

Similar Documents

Publication Publication Date Title
US6956418B2 (en) Delay locked loop device
US4309662A (en) Circuit for rapidly resynchronizing a clock
US5426397A (en) Phase detector for a phase-lock-loop
JPH0522268A (en) Synchronizing immediate pull-in system
US20020027430A1 (en) Clock synchronizing method and circuit varying a phase of a synchronous clock in one direction or the other according to a phase difference of the synchronous clock from a reference clock
JPH03278629A (en) Immediate synchronizing system for synchronizing signal
JP2000174620A (en) Jitter suppression circuit
JPH0583238A (en) Timing stabilizing method for synchronization timing changeover
US6154512A (en) Digital phase lock loop with control for enabling and disabling synchronization
US3382453A (en) Circuit for stabilizing an oscillator during interruption of synchronizing signal
JP2562773B2 (en) Transmission / reception timing synchronization method and control circuit
JP2725530B2 (en) Clock supply method
JP2002209264A (en) Mobile terminal and its intermittent reception method
JPH07273648A (en) Pll circuit
KR100333258B1 (en) Frequency control method of duplex time/frequency generating device
JP2000151724A (en) Phase synchronizing control device and method therefor
JPS6356018A (en) Pull in system by pll
JPH08340312A (en) Frame synchronization control circuit
JPH01180118A (en) Digital pll circuit
JPH03254242A (en) Synchronizing circuit
JPH0720173A (en) Cable length detecting circuit
JPH05211438A (en) Digital pll device
JPH06152556A (en) Data multiplex circuit
JPH09261194A (en) Clock synchronization system
JPH02216929A (en) Synchronized pull-in system

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees