JPH0521451B2 - - Google Patents

Info

Publication number
JPH0521451B2
JPH0521451B2 JP13660785A JP13660785A JPH0521451B2 JP H0521451 B2 JPH0521451 B2 JP H0521451B2 JP 13660785 A JP13660785 A JP 13660785A JP 13660785 A JP13660785 A JP 13660785A JP H0521451 B2 JPH0521451 B2 JP H0521451B2
Authority
JP
Japan
Prior art keywords
conductivity type
output
mos transistor
channel transfer
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP13660785A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61294935A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Nobufumi Komori
Kenji Shima
Soichi Myata
Satoshi Matsumoto
Hajime Asano
Masahisa Shimizu
Hiroki Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP60136607A priority Critical patent/JPS61294935A/ja
Priority to US06/875,551 priority patent/US4785204A/en
Publication of JPS61294935A publication Critical patent/JPS61294935A/ja
Publication of JPH0521451B2 publication Critical patent/JPH0521451B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
  • Logic Circuits (AREA)
JP60136607A 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路 Granted JPS61294935A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60136607A JPS61294935A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路
US06/875,551 US4785204A (en) 1985-06-21 1986-06-18 Coincidence element and a data transmission path

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60136607A JPS61294935A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路

Publications (2)

Publication Number Publication Date
JPS61294935A JPS61294935A (ja) 1986-12-25
JPH0521451B2 true JPH0521451B2 (enExample) 1993-03-24

Family

ID=15179249

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60136607A Granted JPS61294935A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路

Country Status (1)

Country Link
JP (1) JPS61294935A (enExample)

Also Published As

Publication number Publication date
JPS61294935A (ja) 1986-12-25

Similar Documents

Publication Publication Date Title
US7859310B2 (en) Semiconductor integrated circuit
US7212056B1 (en) Radiation hardened latch
US6696874B2 (en) Single-event upset immune flip-flop circuit
US3971960A (en) Flip-flop false output rejection circuit
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
US4644185A (en) Self clocking CMOS latch
JPH02226589A (ja) 半導体記憶装置
US4728820A (en) Logic state transition detection circuit for CMOS devices
US6661274B1 (en) Level converter circuit
US7298171B2 (en) Layout area efficient, high speed, dynamic multi-input exclusive or (XOR) and exclusive NOR (XNOR) logic gate circuit designs for integrated circuit devices
JPS6323508B2 (enExample)
US7233184B1 (en) Method and apparatus for a configurable latch
US6373310B1 (en) Scalable set/reset circuit with improved rise/fall mismatch
JPH0876976A (ja) Ｘｏｒ回路と反転セレクタ回路及びこれらを用いた加算回路
US5994936A (en) RS flip-flop with enable inputs
JPH0521451B2 (enExample)
JP3178383B2 (ja) 同期型半導体論理回路
US5005156A (en) Semiconductor device having output buffer circuit controlled by output control signal
JPH0410251B2 (enExample)
JPH0275219A (ja) ラッチ回路
JPH0296428A (ja) 出力回路
JPH0441850B2 (enExample)
JPH0242814A (ja) 半導体集積回路
JP3012276B2 (ja) 出力回路
JPS61294932A (ja) 半導体装置およびデ−タ伝送路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term