JPH05166923A - Method for cutting gallium nitride compound semiconductor wafer - Google Patents

Method for cutting gallium nitride compound semiconductor wafer

Info

Publication number
JPH05166923A
JPH05166923A JP35225991A JP35225991A JPH05166923A JP H05166923 A JPH05166923 A JP H05166923A JP 35225991 A JP35225991 A JP 35225991A JP 35225991 A JP35225991 A JP 35225991A JP H05166923 A JPH05166923 A JP H05166923A
Authority
JP
Japan
Prior art keywords
substrate
gallium nitride
compound semiconductor
thickness
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP35225991A
Other languages
Japanese (ja)
Other versions
JP2859478B2 (en
Inventor
Takashi Mukai
孝志 向井
Shuji Nakamura
修二 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nichia Chemical Industries Ltd
Original Assignee
Nichia Chemical Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=18422839&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JPH05166923(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Nichia Chemical Industries Ltd filed Critical Nichia Chemical Industries Ltd
Priority to JP35225991A priority Critical patent/JP2859478B2/en
Publication of JPH05166923A publication Critical patent/JPH05166923A/en
Application granted granted Critical
Publication of JP2859478B2 publication Critical patent/JP2859478B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Led Devices (AREA)
  • Dicing (AREA)

Abstract

PURPOSE:To prevent generation of cracks and chippings in the surface of cutting, and to cut a gallium nitride compound semiconductor wafer into chips of desired shape and size at a high yield rate by grinding a sapphire substrate to optimize the thickness of the substrate. CONSTITUTION:A gallium nitride compound semiconductor wafer, having a structure made by forming an N-type GaxAl1-xN (0<=X<=1) layer 2 on a sapphire substrate 1 and then forming a P-type or i-type GaxAl1-xN (0<=X<=1) layer 3 thereon, is cut into chips. At this time, the sapphire substrate 1 is ground by a grinder to 100 to 250mum in thickness. Further, the substrate side of the wafer or the side of the gallium nitride compound semiconductor, or both sides of them, are scribed and cut. The scribing depth should by 10% or more of the thickness of the substrate 1, and the wafer is scribed in such a manner that the length of the shortest sides of the sapphire substrate of the cut chips is made longer than the thickness of the substrate 1. As a result, the cutting operation can be conducted at a high yield rate.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は青色発光ダイオード、青
色レーザーダイオード等の発光デバイスに使用される窒
化ガリウム系化合物半導体チップの製造方法に係り、特
に、サファイア基板上に積層された窒化ガリウム系化合
物半導体ウエハーをチップに切り出すための切断方法に
関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a gallium nitride compound semiconductor chip used in a light emitting device such as a blue light emitting diode or a blue laser diode, and more particularly to a gallium nitride compound compound laminated on a sapphire substrate. The present invention relates to a cutting method for cutting a semiconductor wafer into chips.

【0002】[0002]

【従来の技術】一般に発光ダイオード、レーザダイオー
ド等の発光デバイスにはステム上に発光源である半導体
チップが設けられている。半導体チップを構成する材料
として、赤色、橙色、黄色、緑色ダイオードの場合Ga
As、GaAlAs、GaP等が知られており、また青
色ダイオードであればZnSe、GaN、SiCが知ら
れている。
2. Description of the Related Art Generally, a light emitting device such as a light emitting diode or a laser diode is provided with a semiconductor chip as a light emitting source on a stem. Ga is used in the case of red, orange, yellow, and green diodes as the material for the semiconductor chip.
As, GaAlAs, GaP, etc. are known, and ZnSe, GaN, SiC are known for blue diodes.

【0003】従来、それらの材料が積層されたウエハー
をチップに切り出す方法としては一般にダイサー、また
はスクライバーが使用されている。ダイサーとは一般に
ダイシングソーとも呼ばれ、刃先をダイヤモンドとする
円盤の回転運動により、ウエハーを直接カットするか、
または刃先巾よりも広い巾の溝を切り込んだ後、外力に
よってカットする装置である。一方、スクライバーとは
同じく先端をダイヤモンドとする針の往復直線運動によ
りウエハーに極めて細いスクライブライン(罫書線)を
例えば碁盤目状に引いた後、外力によってカットする装
置である。
Conventionally, a dicer or a scriber is generally used as a method for cutting a wafer in which those materials are laminated into chips. The dicer is generally called a dicing saw, and the wafer is directly cut by the rotational movement of the disk with the cutting edge as a diamond.
Alternatively, it is a device that cuts a groove having a width wider than the width of the cutting edge and then cuts by an external force. On the other hand, the scriber is a device for drawing an extremely thin scribe line (scoring line) on the wafer by a reciprocating linear motion of a needle having a diamond tip, for example, in a grid pattern, and then cutting it by an external force.

【0004】前記GaP、GaAs等のせん亜鉛構造の
結晶はへき開性が「110」方向にあるため、この性質
を利用してスクライバーで、この方向にスクライブライ
ンを入れることによりチップ状に簡単に分離できる。し
かしながら、窒化ガリウム系化合物半導体はサファイア
の上に積層されており、そのサファイアは六方晶系とい
う結晶の性質上、へき開性を有していないのでスクライ
バーで切断することは不可能であった。また窒化ガリウ
ム系化合物半導体を青色発光素子としたダイオードは未
だ実用化されておらず、工業的にウエハーをチップに分
離する手段は開発されていないのが実状である。
Since the cleavage of the crystal having a zinc-zinc structure such as GaP and GaAs is in the "110" direction, a scriber is used to take advantage of this property to easily separate chips into chips. it can. However, since the gallium nitride-based compound semiconductor is laminated on sapphire, and the sapphire does not have the cleavage property due to the crystal property of hexagonal system, it is impossible to cut it with a scriber. In addition, a diode using a gallium nitride-based compound semiconductor as a blue light emitting element has not yet been put into practical use, and in reality, a means for industrially separating a wafer into chips has not been developed.

【0005】[0005]

【発明が解決しようとする課題】窒化ガリウム系化合物
半導体ウエハーは、その基板にサファイアという非常に
硬い材料が使用されており、またその上に積層された窒
化ガリウム系化合物半導体の結晶もサファイアと同じく
非常に硬い物質であるため、ダイサーで切断すると、そ
の切断面にクラック、チッピングが発生しやすくなり、
綺麗に切断できなかった。
A gallium nitride-based compound semiconductor wafer uses a very hard material called sapphire for its substrate, and the gallium nitride-based compound semiconductor crystal laminated on it is the same as sapphire. Since it is a very hard substance, when cut with a dicer, cracks and chipping are likely to occur on the cut surface,
I couldn't cut it cleanly.

【0006】従って本発明はサファイアを基板とする窒
化ガリウム系化合物半導体ウエハーをチップ状にカット
するに際し、切断面のクラック、チッピングの発生を防
止し、歩留良く、所望の形、サイズにカットする方法を
提供することを目的とする。
Therefore, according to the present invention, when a gallium nitride compound semiconductor wafer using sapphire as a substrate is cut into chips, cracks and chippings on the cut surface are prevented from occurring, and the desired shape and size are obtained with good yield. The purpose is to provide a method.

【0007】[0007]

【課題を解決するための手段】本発明者らはその結晶型
が六方晶系でへき開性がないため、ダイサーでしかチッ
プ状に切断できなかった窒化ガリウム型化合物半導体ウ
エハーでも、基板の厚さを最適化することにより、スク
ライバーで簡単に切断できることを見いだし本発明を成
すに至った。
Means for Solving the Problems The present inventors have found that even if a gallium nitride compound semiconductor wafer, which has a hexagonal crystal form and no cleavage, can be cut into chips only by a dicer, It was found that the cutting can be easily performed with a scriber by optimizing the above, and the present invention has been accomplished.

【0008】本発明の切断方法は、一般式GaXAl1-X
N(0≦X≦1)で表される窒化ガリウム系化合物半導
体がサファイア基板上に積層されてなる窒化ガリウム系
化合物半導体ウエハーをチップに切断する方法におい
て、前記サファイア基板の厚さを100〜250μmと
し、さらに、前記ウエハーの基板側、もしくは窒化ガリ
ウム系化合物半導体層側、またはその両側をスクライブ
して切断することを特徴とするものである。なお、スク
ライブ(Scribe)とは、罫書針で線を刻みつけること、
即ち、罫書線を入れることをいう。
The cutting method of the present invention has the general formula Ga x Al 1 -x.
In a method of cutting a gallium nitride compound semiconductor wafer in which a gallium nitride compound semiconductor represented by N (0 ≦ X ≦ 1) is laminated on a sapphire substrate into chips, the thickness of the sapphire substrate is 100 to 250 μm. Further, the substrate side of the wafer, the gallium nitride compound semiconductor layer side, or both sides thereof are scribed and cut. In addition, scribing (Scribe) is to engrave a line with a scoring needle.
That is, it means to put a ruled line.

【0009】窒化ガリウム系化合物半導体ウエハーは、
基本的に、サファイア基板の上にn型GaXAl1-X
(0≦X≦1)層、その上にp型あるいはi型GaXAl
1-XN(0≦X≦1)層が積層された構造を有している。
全体の厚さは、基板で通常300〜500μm、窒化ガ
リウム層で両方合わせてもせいぜい数μm〜十数μmで
しかなく、そのほとんどが基板の厚さで占められてい
る。本発明の切断方法は、この基板の厚さを100μm
〜250μmの厚さに調整することにより、スクライバ
ーでも切断できるようにしたものである。
The gallium nitride compound semiconductor wafer is
Basically, n-type Ga X Al 1-X N on a sapphire substrate
(0 ≦ X ≦ 1) layer and p-type or i-type Ga X Al on it
It has a structure in which 1-X N (0 ≦ X ≦ 1) layers are stacked.
The total thickness of the substrate is usually 300 to 500 μm, and the total thickness of the gallium nitride layers is only several μm to several tens of μm at most, and most of them are occupied by the thickness of the substrate. According to the cutting method of the present invention, the thickness of this substrate is 100 μm.
By adjusting the thickness to ˜250 μm, a scriber can be used for cutting.

【0010】基板を100μm〜250μmにするには
研磨器を用いて研磨することにより実現できる。研磨し
て基板を薄くする時期は窒化ガリウム層を成長させる前
でもよいし、成長させた後でもよい。基板の厚さが10
0μmよりも薄いと、ウエハー全体が割れ易くなり、ス
クライブすることが困難となる。また250μmよりも
厚いとスクライブを深くしなければならないため、細か
いチップができにくくなる傾向にある。さらに基板を研
磨することにより、研磨面が鏡面均一になるため、両面
からスクライブする場合に、窒化ガリウム系化合物半導
体層側のスクライブラインと、基板側からのスクライブ
ラインとを一致させることが容易にできる。
The substrate having a thickness of 100 μm to 250 μm can be realized by polishing with a polishing machine. The substrate may be thinned by polishing before or after the growth of the gallium nitride layer. Substrate thickness is 10
If the thickness is less than 0 μm, the whole wafer is easily broken and it becomes difficult to scribe. On the other hand, if the thickness is more than 250 μm, the scribe must be deepened, and it tends to be difficult to form fine chips. Further, by polishing the substrate, the polished surface becomes a mirror surface, so that when scribing from both sides, it is easy to match the scribe line from the gallium nitride compound semiconductor layer side with the scribe line from the substrate side. it can.

【0011】スクライブラインの深さは基板の厚さの1
0%以上であることが好ましい。上記したようにスクラ
イブラインを引くには、一般的にはスクライバーと呼ば
れる自動機器を使用するが、GaAs等の材料の場合、
材料自体にへき開性を有しているため、例えば500μ
m角以下のサイズのチップを得る場合においても、スク
ライブラインの深さ(即ち、スクライブの深さ)は通常
ウエハー全体の厚みに対しせいぜい1%以下、多くても
数%しか入れる必要はなく、それで十分切断できる。し
かしながら、サファイアはへき開性を有していないた
め、500μm角以下のチップにおいては、基板を研磨
しその厚みを薄くした後、スクライブの深さを基板の厚
みより10%以上深くする方が好ましく切断できる。
The depth of the scribe line is 1 of the thickness of the substrate.
It is preferably 0% or more. To draw a scribe line as described above, an automatic device generally called a scriber is used, but in the case of a material such as GaAs,
Since the material itself has cleavability, for example, 500μ
Even in the case of obtaining a chip having a size of m square or less, the depth of the scribe line (that is, the scribe depth) usually needs to be 1% or less at most, and at most a few% of the total thickness of the wafer. You can cut it well. However, since sapphire does not have cleavability, in chips of 500 μm square or less, it is preferable to make the scribe depth 10% or more deeper than the thickness of the substrate after polishing the substrate to reduce its thickness. it can.

【0012】また、切断しようとする所望のチップのサ
ファイア基板の最短辺をその基板の厚さよりも長くする
方が好ましい。図1は本発明の切断方法の一実施例によ
って得られた窒化ガリウム系化合物半導体チップの断面
構造を示す斜視図であり、1はサファイア基板、2はn
型GaN層、3はp型あるいはi型GaN層である。こ
の図に示すように、例えば所望とするチップを短辺a
1、長辺a2、厚さd1の基板を有する直方体とした場
合、そのチップの基板の最短辺a1を基板の厚さd1より
も長くなるように調整する。a1がd1よりも短いと、ス
クライブラインを引いた後、外力により切断する際、そ
の断面、GaN層にクラック、チッピングが入りやすく
なる。好ましくは最短辺はd1に対し30%以上、さら
に好ましくは50%以上の長さにする方が、確実に切断
でき収率が向上する。
Further, it is preferable that the shortest side of the sapphire substrate of the desired chip to be cut is made longer than the thickness of the substrate. FIG. 1 is a perspective view showing a cross-sectional structure of a gallium nitride-based compound semiconductor chip obtained by an embodiment of the cutting method of the present invention, where 1 is a sapphire substrate and 2 is n.
The type GaN layer 3 is a p-type or i-type GaN layer. As shown in this figure, for example, a desired chip is short side a
In the case of a rectangular parallelepiped having a substrate of 1, long side a2 and thickness d1, the shortest side a1 of the substrate of the chip is adjusted to be longer than the thickness d1 of the substrate. If a1 is shorter than d1, when a scribe line is drawn and then cut by an external force, the cross section and the GaN layer are likely to be cracked or chipped. Preferably, the shortest side has a length of 30% or more, more preferably 50% or more, with respect to d1, so that the cutting can be reliably performed and the yield is improved.

【0013】[0013]

【作用】本発明の切断方法において、前記したようにサ
ファイア基板を研磨して100〜250μmと薄くする
ことにより、スクライブで切断できるようになる。さら
に研磨すると基板が鏡面均一になることにより、窒化ガ
リウム層から入れたスクライブラインが観察でき、基板
側から入れるスクライブラインと一致させることができ
る。好ましくはスクライブラインの深さを基板の厚さの
10%以上とすることにより、500μm以下のチップ
サイズでもスクライブにより切断できる。
In the cutting method of the present invention, as described above, the sapphire substrate is polished to a thickness of 100 to 250 μm, whereby the cutting can be performed by scribing. Further polishing makes the substrate have a mirror-like surface, so that the scribe line inserted from the gallium nitride layer can be observed and can be aligned with the scribe line inserted from the substrate side. Preferably, by setting the depth of the scribe line to be 10% or more of the thickness of the substrate, even a chip size of 500 μm or less can be cut by the scribe.

【0014】[0014]

【実施例】以下本発明の切断方法を実施例で詳説する。 [実施例1] 厚さ350μm、大きさ2インチφの
サファイア基板上に、n型GaN層とp型GaNを合わ
せて5μmの厚みで成長させた発光ダイオード用のGa
Nウエハーの基板を、研磨器により研磨して120μm
とする。さらに、基板側に粘着テープを貼付し、スクラ
イバーのテーブル上に張り付け、真空チャックで固定す
る。テーブルはx軸(左右)、y軸(前後)に動き、1
80度水平に回転可能な構造となっている。 次に、スクライバーのダイヤモンド刃でGaN層を
スクライブすることにより、テーブルに張り付けたGa
NウエハーのGaN層に350μmピッチのスクライブ
ラインを引く。ダイヤモンド刃が設けられたバーはz軸
(上下)、y軸(前後)方向に移動可能な構造となって
いる。ダイヤモンド刃の刃先への加重は100gとし、
スクライブラインの深さを深くするため、同一のライン
を5回スクライブすることにより、20μmの深さにす
る。 スクライブラインを引いた後、テーブルを90度回
転させ、と同様にして350μmピッチで、先ほど引
いたスクライブラインと直行するラインを20μmの深
さで引く。 碁盤目状にスクライブラインを引いたGaNウエハ
ーをテーブルから剥し取り、サファイア基板側からロー
ラーにより圧力を加えて、押し割ることにより350μ
m角のGaNチップを得た。このようにして得られた3
50μm角のGaNチップより外形不良によるものを取
り除いたところ、歩留は95%以上であった。
EXAMPLES The cutting method of the present invention will be described in detail below with reference to examples. [Example 1] Ga for a light-emitting diode, in which an n-type GaN layer and p-type GaN were grown to a total thickness of 5 μm on a sapphire substrate having a thickness of 350 μm and a size of 2 inches φ.
The substrate of N wafer is polished by a polisher to 120 μm.
And Further, an adhesive tape is attached to the substrate side, stuck on the table of the scriber, and fixed with a vacuum chuck. The table moves on the x-axis (left and right) and y-axis (front and back), 1
It has a structure that can rotate horizontally by 80 degrees. Next, the GaN layer was scribed with a diamond blade of a scriber to attach Ga to the table.
A scribe line having a pitch of 350 μm is drawn on the GaN layer of the N wafer. The bar provided with a diamond blade has a structure that can move in the z-axis (up and down) and y-axis (back and forth) directions. The weight of the diamond blade is 100g,
In order to increase the depth of the scribe line, the same line is scribed 5 times to obtain a depth of 20 μm. After pulling the scribe line, rotate the table 90 degrees, and similarly, at a pitch of 350 μm, draw a line that is orthogonal to the scribe line that was drawn at a depth of 20 μm. A GaN wafer with a scribe line drawn in a grid pattern is peeled off from the table, pressure is applied from the sapphire substrate side by a roller, and the wafer is crushed by 350 μ
An m-square GaN chip was obtained. 3 obtained in this way
The yield was 95% or more when the defect due to the outer shape was removed from the 50 μm square GaN chip.

【0015】[実施例2] 実施例1に同じ。 実施例1と同様にしてGaN層から150μmピッ
チのスクライブラインを入れる。但しスクライブ回数は
2回とし、深さは8μmとする。 実施例1と同様にテーブルを回転させ、スクライブ
回数2回で、直行するスクライブラインを引く。 以上のようにしてGaN層にスクライブラインを引き終
えた後、サファイア基板に貼付した粘着テープを溶剤に
より取り去った後、再びスクライブラインの入ったGa
N層に粘着テープを貼付し、同様にスクライバーのテー
ブル11に設置する。この際スクライバーの刃先の軌跡
が先ほど引いたGaN層のスクライブラインと一致する
ように刃先を一致させる。後は〜の工程と同様にし
て、基板側にも碁盤目状のスクライブラインを引く。 実施例1と同様にしてGaNウエハーを150μm
角のチップに切断したところ、同じく歩留は95%以上
であった。
[Second Embodiment] Same as the first embodiment. As in Example 1, scribe lines with a pitch of 150 μm are inserted from the GaN layer. However, the number of times of scribing is 2 and the depth is 8 μm. The table is rotated in the same manner as in Example 1, and a direct scribing line is drawn with two times of scribing. After the scribe line has been drawn on the GaN layer as described above, the adhesive tape attached to the sapphire substrate is removed by a solvent, and then the Ga having the scribe line is again formed.
Adhesive tape is attached to the N layer, and similarly placed on the table 11 of the scriber. At this time, the blade edges are aligned so that the trajectory of the blades of the scriber coincides with the scribe line of the GaN layer that was previously drawn. After that, in the same manner as the steps from to, a grid-shaped scribe line is drawn on the substrate side. A GaN wafer of 150 μm was formed in the same manner as in Example 1.
When cut into square chips, the yield was also 95% or higher.

【0016】[実施例3] 厚さ350μmのサファ
イア基板を予め研磨して厚さ200μmとした後、Ga
N層を5μmの厚みで成長させた発光ダイオード用のG
aNウエハーを用いる他は実施例1と同様にしてテーブ
ル11上に固定する。 〜 実施例1と同様にして350μm角のチップに
したところ、歩留は同じく95%以上であった。
Example 3 A sapphire substrate having a thickness of 350 μm was polished in advance to a thickness of 200 μm, and then Ga was formed.
G for light-emitting diode with N layer grown to a thickness of 5 μm
It is fixed on the table 11 in the same manner as in Example 1 except that an aN wafer is used. When a 350 μm square chip was prepared in the same manner as in Example 1, the yield was 95% or more.

【0017】[実施例4] 実施例1のサファイア基
板を研磨して250μmとする他は同様にしてスクライ
バーのテーブルに設置する。 〜 GaN層に350μmピッチで、2回スクライ
ブして、8μmの深さのスクライブラインを碁盤目状に
入れる他は実施例1に同じ。 実施例1と同様にして、350μm角のチップにし
たところ、歩留は90%であった。
[Embodiment 4] The sapphire substrate of Embodiment 1 is set on a table of a scriber in the same manner except that the sapphire substrate is polished to 250 μm. ~ Same as Example 1 except that the GaN layer is scribed twice at 350 μm pitch and 8 μm deep scribe lines are formed in a grid pattern. When chips having a size of 350 μm square were prepared in the same manner as in Example 1, the yield was 90%.

【0018】[比較例1] 実施例1と同一の350
μmのGaNウエハーを研磨して300μmとする他は
実施例と同様にしてスクライバーのテーブルに設置す
る。 〜 実施例1と同様にしてGaN層に350μmピ
ッチで、5回スクライブして碁盤目状のスクライブライ
ンを入れる。 同様にして、350μm角のチップにしたところ、
スクライブラインとは別のところから不規則に割れ、さ
らにスクライブラインのところから割れたものと割れな
かったものとか混在し、歩留は40%でしかなかった。
Comparative Example 1 The same 350 as in Example 1
A GaN wafer having a diameter of μm is polished to have a thickness of 300 μm, and the GaN wafer is set on a table of a scriber in the same manner as in the embodiment. -Similarly to Example 1, the GaN layer is scribed 5 times at a pitch of 350 μm to form a grid-like scribe line. Similarly, when making a chip of 350 μm square,
The crack was irregularly cracked from a place different from the scribe line, and some cracked and non-cracked from the scribe line, and the yield was only 40%.

【0019】[比較例2]実施例1と同一の350μm
のGaNウエハーをダイサーを用い、ブレード回転数3
0,000rpm、切断速度0.3mm/secの条件
で、350μm角のチップに切断したところ、切断線に
対し無数のクラックが生じ、歩留は20%以下であっ
た。
[Comparative Example 2] The same as Example 1, 350 μm
Blade rotation speed of 3 GaN wafer using dicer
When a chip of 350 μm square was cut under the conditions of 0000 rpm and a cutting speed of 0.3 mm / sec, countless cracks were generated on the cutting line and the yield was 20% or less.

【0020】[0020]

【発明の効果】以上述べたように、本発明の切断方法に
よると、へき開性を有していないため従来、ダイサーで
しか切断できなかった窒化ガリウム系化合物半導体ウエ
ハーを歩留良く切断できる。また、ダイサーで切断する
のと比較して、ダイサーは刃の回転によりウエハーを削
り取って切断するのに対し、スクライバーはウエハー表
面、裏面等から傷をつけて、その箇所から押し割るだけ
であるので作業工程の時間が短くて済み、しかもスクラ
イバーの刃はダイサーの刃に比較して非常に細いため、
切断した際に削り取る体積が少なくて済むことにより、
小さいサイズのチップを得る場合、単位面積あたりの収
率も向上する。
As described above, according to the cutting method of the present invention, a gallium nitride-based compound semiconductor wafer, which has hitherto been cut only by a dicer because it does not have cleavability, can be cut with a good yield. Also, compared to cutting with a dicer, the dicer scrapes and cuts the wafer by rotating the blade, whereas the scriber scratches the front surface, the back surface, etc. of the wafer and only cracks from that place. The work process time is short, and because the blade of the scriber is very thin compared to the blade of the dicer,
By cutting off a small volume when cutting,
When obtaining small-sized chips, the yield per unit area is also improved.

【0021】このように基板の厚さを100〜250μ
mに調整することにより、スクライブで、歩留90%以
上でチップに切断でき、さらに10%以上スクライブラ
インを入れることによりその歩留率をさらに向上させる
ことができる。
As described above, the thickness of the substrate is 100 to 250 μm.
By adjusting to m, the chip can be cut into chips with a yield of 90% or more by scribe, and the yield rate can be further improved by inserting a scribe line of 10% or more.

【図面の簡単な説明】[Brief description of drawings]

【図1】 本発明の一実施例により得られたチップの概
略の断面を示す斜視図。
FIG. 1 is a perspective view showing a schematic cross section of a chip obtained according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1・・・・・・サファイア基板 2・・・・・・n型GaN層 3・・・・・・p型GaN層 1-Sapphire substrate 2-n-type GaN layer 3-p-type GaN layer

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 サファイア基板上に一般式GaXAl1-X
N(0≦X≦1)で表されるGaXAl1-XN(0≦X≦
1)系化合物半導体が積層されたウエハーをチップ状に
切断する方法において、 前記サファイア基板の厚さを100〜250μmとし、
さらに、前記ウエハーの基板側、もしくは窒化ガリウム
系化合物半導体層側、またはその両側をスクライブして
切断することを特徴とする窒化ガリウム系化合物半導体
ウエハーの切断方法。
1. A general formula Ga X Al 1-X on a sapphire substrate.
Ga X Al 1-X N represented by N (0 ≦ X ≦ 1) (0 ≦ X ≦
1) In a method of cutting a wafer in which a compound semiconductor is laminated into chips, the sapphire substrate has a thickness of 100 to 250 μm,
Further, the gallium nitride-based compound semiconductor wafer is cut by scribing the substrate side, the gallium nitride-based compound semiconductor layer side, or both sides of the wafer.
【請求項2】 スクライブ深さはサファイア基板の厚さ
の10%以上であることを特徴とする請求項1に記載の
窒化ガリウム系化合物半導体ウエハーの切断方法。
2. The method for cutting a gallium nitride-based compound semiconductor wafer according to claim 1, wherein the scribe depth is 10% or more of the thickness of the sapphire substrate.
【請求項3】 切断したチップのサファイア基板の最短
辺の長さがその基板の厚さよりも長くなるようスクライ
ブすることを特徴とする請求項1に記載の窒化ガリウム
系化合物半導体ウエハーの切断方法。
3. The method for cutting a gallium nitride-based compound semiconductor wafer according to claim 1, wherein the sapphire substrate of the cut chips is scribed so that the length of the shortest side of the sapphire substrate is longer than the thickness of the substrate.
JP35225991A 1991-12-12 1991-12-12 Gallium nitride based compound semiconductor wafer cutting method for light emitting device Expired - Fee Related JP2859478B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP35225991A JP2859478B2 (en) 1991-12-12 1991-12-12 Gallium nitride based compound semiconductor wafer cutting method for light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35225991A JP2859478B2 (en) 1991-12-12 1991-12-12 Gallium nitride based compound semiconductor wafer cutting method for light emitting device

Publications (2)

Publication Number Publication Date
JPH05166923A true JPH05166923A (en) 1993-07-02
JP2859478B2 JP2859478B2 (en) 1999-02-17

Family

ID=18422839

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35225991A Expired - Fee Related JP2859478B2 (en) 1991-12-12 1991-12-12 Gallium nitride based compound semiconductor wafer cutting method for light emitting device

Country Status (1)

Country Link
JP (1) JP2859478B2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07131069A (en) * 1993-11-06 1995-05-19 Nichia Chem Ind Ltd Method for manufacturing gallium nitride compound semiconductor chip
US6420731B1 (en) 1999-07-01 2002-07-16 Sumitomo Electric Industries, Ltd. Light emitting diode and manufacturing method thereof
WO2005055300A1 (en) * 2003-12-05 2005-06-16 Showa Denko K.K. Method for production of semiconductor chip and semiconductor chip
US7121925B2 (en) 2000-03-31 2006-10-17 Toyoda Gosei Co., Ltd. Method for dicing semiconductor wafer into chips
JP2011071444A (en) * 2009-09-28 2011-04-07 Toyoda Gosei Co Ltd Light-emitting element
JP4815013B2 (en) * 2009-04-09 2011-11-16 パナソニック株式会社 Nitride-based semiconductor light-emitting element, lighting device, liquid crystal display device, and manufacturing method of lighting device
US8104665B2 (en) 2009-12-24 2012-01-31 Disco Corporation Manufacturing method for composite substrate
USRE44215E1 (en) 1995-03-30 2013-05-14 Kabushiki Kaisha Toshiba Semiconductor optoelectric device and method of manufacturing the same
US8729579B2 (en) 2009-12-09 2014-05-20 Panasonic Corporation Nitride-based semiconductor light-emitting element, lighting device, liquid crystal display device, and method for producing lighting device
US8934513B2 (en) 1994-09-14 2015-01-13 Rohm Co., Ltd. Semiconductor light emitting device and manufacturing method therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55153347A (en) * 1979-05-18 1980-11-29 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
JPS5815480A (en) * 1981-07-16 1983-01-28 Mitsubishi Electric Corp Inverter target controlling circuit for commutatorless motor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55153347A (en) * 1979-05-18 1980-11-29 Chiyou Lsi Gijutsu Kenkyu Kumiai Manufacture of semiconductor device
JPS5815480A (en) * 1981-07-16 1983-01-28 Mitsubishi Electric Corp Inverter target controlling circuit for commutatorless motor

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07131069A (en) * 1993-11-06 1995-05-19 Nichia Chem Ind Ltd Method for manufacturing gallium nitride compound semiconductor chip
US8934513B2 (en) 1994-09-14 2015-01-13 Rohm Co., Ltd. Semiconductor light emitting device and manufacturing method therefor
USRE44215E1 (en) 1995-03-30 2013-05-14 Kabushiki Kaisha Toshiba Semiconductor optoelectric device and method of manufacturing the same
US6420731B1 (en) 1999-07-01 2002-07-16 Sumitomo Electric Industries, Ltd. Light emitting diode and manufacturing method thereof
US7121925B2 (en) 2000-03-31 2006-10-17 Toyoda Gosei Co., Ltd. Method for dicing semiconductor wafer into chips
WO2005055300A1 (en) * 2003-12-05 2005-06-16 Showa Denko K.K. Method for production of semiconductor chip and semiconductor chip
CN100454494C (en) * 2003-12-05 2009-01-21 昭和电工株式会社 Method for production of semiconductor chip and semiconductor chip
JP4815013B2 (en) * 2009-04-09 2011-11-16 パナソニック株式会社 Nitride-based semiconductor light-emitting element, lighting device, liquid crystal display device, and manufacturing method of lighting device
US8791473B2 (en) 2009-04-09 2014-07-29 Panasonic Corporation Nitride semiconductor light-emitting element, illuminating device, liquid crystal display device, method for producing nitride semiconductor light-emitting element and method for manufacturing illuminating device
JP2011071444A (en) * 2009-09-28 2011-04-07 Toyoda Gosei Co Ltd Light-emitting element
US8729579B2 (en) 2009-12-09 2014-05-20 Panasonic Corporation Nitride-based semiconductor light-emitting element, lighting device, liquid crystal display device, and method for producing lighting device
US8104665B2 (en) 2009-12-24 2012-01-31 Disco Corporation Manufacturing method for composite substrate

Also Published As

Publication number Publication date
JP2859478B2 (en) 1999-02-17

Similar Documents

Publication Publication Date Title
JP3230572B2 (en) Method for manufacturing nitride compound semiconductor device and semiconductor light emitting device
CN100517583C (en) Production method of compound semiconductor device wafer, wafer produced thereby and device
US20030003690A1 (en) Semiconductor device separation using a patterned laser projection
JP2780618B2 (en) Method of manufacturing gallium nitride based compound semiconductor chip
JP2914014B2 (en) Method of manufacturing gallium nitride based compound semiconductor chip
US20050130390A1 (en) Semiconductor substrate assemblies and methods for preparing and dicing the same
JPH11163403A (en) Manufacture of nitride semiconductor element
JP2008198845A (en) Method for manufacturing compound semiconductor element and the compound semiconductor element
JP2006135309A (en) Manufacturing method of semiconductor device
JP2010103424A (en) Method of manufacturing semiconductor light-emitting element
JP2748355B2 (en) Method of manufacturing gallium nitride based compound semiconductor chip
JP6029338B2 (en) Optical device processing method
JP2765644B2 (en) Gallium nitride based compound semiconductor wafer cutting method
JP2861991B2 (en) Method of manufacturing gallium nitride based compound semiconductor chip
JPH05166923A (en) Method for cutting gallium nitride compound semiconductor wafer
JP2910811B2 (en) Gallium nitride based compound semiconductor wafer cutting method
JP3227287B2 (en) Method of manufacturing gallium nitride-based compound semiconductor chip and gallium nitride-based compound semiconductor device
JP2748354B2 (en) Method of manufacturing gallium nitride based compound semiconductor chip
JP2006203251A (en) Production method for semiconductor device
JP3679626B2 (en) Gallium nitride compound semiconductor chip
JP3928621B2 (en) Light emitting device wafer
JP3938101B2 (en) Method for manufacturing light emitting device
JP3772807B2 (en) Gallium nitride compound semiconductor light emitting device
JP3454355B2 (en) Gallium nitride based compound semiconductor light emitting device
JP2002246337A (en) Manufacturing method of nitride semiconductor chip

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071204

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081204

Year of fee payment: 10

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091204

Year of fee payment: 11

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091204

Year of fee payment: 11

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091204

Year of fee payment: 11

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101204

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101204

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111204

Year of fee payment: 13

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111204

Year of fee payment: 13

LAPS Cancellation because of no payment of annual fees