JPH0513376A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH0513376A
JPH0513376A JP15904491A JP15904491A JPH0513376A JP H0513376 A JPH0513376 A JP H0513376A JP 15904491 A JP15904491 A JP 15904491A JP 15904491 A JP15904491 A JP 15904491A JP H0513376 A JPH0513376 A JP H0513376A
Authority
JP
Japan
Prior art keywords
gas
oxide film
semiconductor device
etching
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15904491A
Other languages
Japanese (ja)
Other versions
JP2723384B2 (en
Inventor
Masayuki Sato
雅幸 佐藤
Shigeo Onishi
茂夫 大西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP3159044A priority Critical patent/JP2723384B2/en
Publication of JPH0513376A publication Critical patent/JPH0513376A/en
Application granted granted Critical
Publication of JP2723384B2 publication Critical patent/JP2723384B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To provide the title manufacturing method capable of manufacturing semiconductor device by a method wherein an oxide film is etched away at high etching selection ratio between the oxide film and a substrate without developing a crystal defect in the substrate. CONSTITUTION:In order to perform the dry etching step in the manufacturing process of LSI, a carbon fluoride gas or Co or NO gas having the carbon fluoride gas and pi coupling represented by a formula of CnF2n+2 or CnF2n (where, n=2-6) is used.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、半導体装置の製造方
法に関する。さらに詳しくは、ドライエッチング工程で
使用される反応性ガスに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device. More specifically, it relates to a reactive gas used in a dry etching process.

【0002】[0002]

【従来の技術】従来、酸化膜と基板に高選択比を必要と
するドライエッチングに使用される反応性ガスは、CF
4 +H2 、CF4 +CHF3 、CHF3 、CHF3+O2
あるいはCH2 2 が知られている。
2. Description of the Related Art Conventionally, a reactive gas used for dry etching which requires a high selectivity between an oxide film and a substrate is CF.
4 + H 2 , CF 4 + CHF 3 , CHF 3 , CHF 3 + O 2
Alternatively, CH 2 F 2 is known.

【0003】[0003]

【発明が解決しようとする課題】従来のドライエッチン
グ工程で用いられる反応性ガスは、Hがフッ化炭素化合
物からのFの引抜き反応を起こし、引抜き反応が進むこ
とにより酸化膜と基板に対するエッチングの選択比を高
めることができる。一方、次のような問題を生じてい
る。
The reactive gas used in the conventional dry etching process is such that H causes the F withdrawing reaction from the fluorocarbon compound, and the withdrawing reaction proceeds to etch the oxide film and the substrate. The selection ratio can be increased. On the other hand, the following problems occur.

【0004】すなわち、図2(a) に示すようにシリコン
基板11上に酸化シリコン膜12を形成し、この上に形成さ
れたフォトレジストパターン13をマスクにしてドライエ
ッチング法によってエッチングすると、図2(b) 及び
(c) に示すように、CHF+ ,CHF2 + によりC, F
の高密度欠陥層14とHによる深い結晶欠陥層15が形成さ
れる。また、上述の結晶欠陥層が形成されるとコンタク
ト抵抗が高くなるか、あるいは、非オーミックとなる。
That is, as shown in FIG. 2A, a silicon oxide film 12 is formed on a silicon substrate 11, and a photoresist pattern 13 formed on the silicon oxide film 12 is used as a mask for etching by a dry etching method. (b) and
As shown in (c), CHF + , CHF 2 + gives C, F
The high density defect layer 14 and the deep crystal defect layer 15 due to H are formed. Further, when the above-mentioned crystal defect layer is formed, the contact resistance becomes high or becomes non-ohmic.

【0005】図2(e) に示すように欠陥層の除去(ドラ
イエッチング)17によりコンタクト抵抗は下がるが超L
SIではXj(接合深さ)が浅くなるため欠陥層が深け
ればリークが発性する。また図2(d) に示すようにXj
を超えないとしても欠陥層の除去の際にアンダーカット
16が発生し次工程の配線の形成が難しい。この発明は上
記問題を解決するためになされたものであって、酸化膜
と基板に対するエッチングの選択比が高く、基板に結晶
欠陥を起こすことなく酸化膜をエッチングして半導体装
置を製造することのできる半導体装置の製造方法を提供
しようとするものである。
As shown in FIG. 2 (e), the contact resistance is reduced by removing the defective layer (dry etching) 17, but the contact resistance is very low.
Since SI has a shallow Xj (junction depth), if the defect layer is deep, leakage occurs. Also, as shown in FIG. 2 (d), Xj
Undercut when removing the defect layer, even if it does not exceed
16 occurs and it is difficult to form wiring in the next process. The present invention has been made to solve the above-mentioned problems, and has a high etching selectivity with respect to an oxide film and a substrate, and it is possible to manufacture a semiconductor device by etching the oxide film without causing crystal defects in the substrate. An object of the present invention is to provide a method of manufacturing a semiconductor device that can be manufactured.

【0006】[0006]

【課題を解決するための手段】この発明によれば、LS
Iの製造工程におけるドライエッチングを行なう際に、
式:Cn 2n+2又はCn 2n(n=2〜6)のフッ化炭
素ガスとπ結合を有するCOもしくはNOガスを使用す
ることを特徴とする半導体装置の製造方法が提供され
る。
According to the present invention, the LS
When performing dry etching in the manufacturing process of I,
Provided is a method for manufacturing a semiconductor device, which comprises using a fluorocarbon gas of the formula: C n F 2n + 2 or C n F 2n (n = 2 to 6) and a CO or NO gas having a π bond. It

【0007】この発明において、Cn 2n+2又はCn
2n(n=2〜4)のフッ化炭素ガスが用いられる。フッ
化炭素ガスは、シリコン基板上に形成された酸化シリコ
ン膜をドライエッチングするプラズマの原料であって、
対応するプラズマが酸化シリコンに対して高いエッチン
グ性を有しシリコンに対して低いエッチング性を有する
(エッチング選択性)と共にシリコン基板面に照射され
てもシリコン単結晶内に進入しても結晶欠陥を誘発しな
いものがよく、Cn 2n+2又はCn 2n(n=2〜6)
で示されるものを用いることができる。
In the present invention, C n F 2n + 2 or C n F
2n (n = 2 to 4) fluorocarbon gas is used. Fluorocarbon gas is a raw material of plasma for dry etching a silicon oxide film formed on a silicon substrate,
Corresponding plasma has a high etching property for silicon oxide and a low etching property for silicon (etching selectivity), and at the same time, crystal defects are generated even when the surface of the silicon substrate is irradiated or enters the silicon single crystal. which do not induce well, C n F 2n + 2 or C n F 2n (n = 2~6 )
Can be used.

【0008】Cn 2n+2又はCn 2n(n=2〜6)で
示されるフッ素炭素ガスは、C2 6 、C3 8 、C4
10、C5 12、C6 14、C2 4 、C3 6 、C4
8 、C5 10及びC6 12があり、この中でもC2
6 、C3 8 、C4 8 、C 2 4 、C3 6 及びC4
8 は、常温において気体であり、気化装置が不要で取
扱いが容易なので好ましい。
CnF2n + 2Or CnF2n(N = 2-6)
The fluorocarbon gas shown is C2F 6, C3F8, CFour
FTen, CFiveF12, C6F14, C2FFour, C3F6, CFour
F8, CFiveFTenAnd C6F12There is also C2F
6, C3F8, CFourF8, C 2FFour, C3F6And CFour
F8Is a gas at room temperature and requires no vaporizer.
It is preferable because it is easy to handle.

【0009】この発明においては、フッ化炭素ガスを単
独で用いてもよいがフッ化炭素ガスとπ結合を有するC
OもしくはNOガスとを使用してもよい。π結合を有す
るCOもしくはNOガスは、シリコン基板上に形成され
た酸化シリコン膜をドライエッチングするプラズマの原
料であって、フッ化炭素ガスと混合している用いること
によりドライエッチングを行なうプラズマのエッチング
選択性(酸化シリコンに対し高いエッチング性を有しシ
リコンに対して低いエッチング性を有する)を高めるこ
とができる。
In the present invention, fluorocarbon gas may be used alone, but C having fluorocarbon gas and π bond is used.
O or NO gas may be used. CO or NO gas having a π bond is a raw material of plasma for dry etching a silicon oxide film formed on a silicon substrate, and is mixed with a fluorocarbon gas to perform plasma dry etching. The selectivity (having a high etching property for silicon oxide and a low etching property for silicon) can be enhanced.

【0010】また、π結合を有するCOもしくはNOガ
スは、エッチング選択性が高くシリコンに対して低いエ
ッチング性を有すると共にシリコン基板面に照射されて
もシリコン単結晶内に進入しないプラズマを形成するこ
とができる。フッ化炭素ガスとπ結合を有するCOもし
くはNOガスの使用量の比は、使用するフッ化炭素ガス
にもよるが、通常1対3以上が必要であり高選択比を得
るためには1対50程度の容量比が必要である。
Further, the CO or NO gas having a π bond has a high etching selectivity and a low etching property with respect to silicon, and forms a plasma which does not enter the silicon single crystal even when the surface of the silicon substrate is irradiated. You can The ratio of the amount of the fluorocarbon gas to the CO or NO gas having a π bond depends on the fluorocarbon gas to be used, but it is usually 1 to 3 or more. A capacity ratio of about 50 is required.

【0011】[0011]

【作用】Cn 2n+2又はCn 2n(n=2〜4)のガス
から発生したイオンは、サイズが大きくシリコン基板の
結晶内に入らない。またπ結合を持つCOもしくはNO
ガスは、酸化膜エッチング時はSiO2よりOが放出さ
れるためCOはCO2となりSiO2エッチングは進行す
るが、SiエッチではOがないためCOはデポガスとな
り選択比を高める。
Ions generated from the C n F 2n + 2 or C n F 2n (n = 2 to 4) gas have a large size and do not enter the crystal of the silicon substrate. CO or NO with π bond
As for the gas, CO is CO 2 and CO 2 becomes CO 2 because SiO is released from SiO 2 during etching of the oxide film, but SiO 2 etching progresses, but since there is no O in Si etching, CO becomes a deposition gas and increases the selection ratio.

【0012】[0012]

【実施例】【Example】

実施例1 この発明の実施例を図面を用いて説明する。図1(a) に
示すように、シリコン基板1の上に膜厚0.5〜1.5
μmの酸化シリコン膜2を形成し、この上にレジストパ
ターン3を形成する。
Embodiment 1 An embodiment of the present invention will be described with reference to the drawings. As shown in FIG. 1 (a), a film thickness of 0.5 to 1.5 is formed on the silicon substrate 1.
A μm silicon oxide film 2 is formed, and a resist pattern 3 is formed thereon.

【0013】次に、図1(b) に示すように、この基板
を、磁気強化反応生イオンエッチング(MERIE)装
置に配置し、反応性ガスとしてCOガスとC2 6 ガス
を1/4の容量比で混合したガスを用いてレジストパタ
ーン3をマスクにして酸化シリコン膜2をエッチングす
る。酸化シリコン膜2のエッチングによってシリコン基
板1も若干エッチングされるが、このシリコン基板内へ
拡散したC及びFは、その濃度と深さの関係を図1(c)
に示すように、少ない。
Next, as shown in FIG. 1 (b), this substrate is placed in a magnetically enhanced reactive ion etching (MERIE) apparatus, and CO gas and C 2 F 6 gas are used as reactive gases in a 1/4 ratio. The silicon oxide film 2 is etched with the resist pattern 3 as a mask using a mixed gas having a volume ratio of. Although the silicon substrate 1 is also slightly etched by etching the silicon oxide film 2, C and F diffused into the silicon substrate show the relationship between the concentration and the depth thereof as shown in FIG.
As shown in, there are few.

【0014】また、TEM観察によりシリコン基板の結
晶欠陥層の形成は認められない。 実施例2 実施例1において、C2 6 ガスを用いる代わりにC4
8 ガスを用いこの他は実施例1と同様にして酸化シリ
コン膜のエッチングを行った。得られたシリコン基板
は、TEM観察により結晶欠陥層の形成は認められな
い。
In addition, the formation of a crystal defect layer on the silicon substrate is not observed by TEM observation. Example 2 In Example 1, instead of using C 2 F 6 gas, C 4 was used.
The silicon oxide film was etched in the same manner as in Example 1 except that F 8 gas was used. In the obtained silicon substrate, formation of a crystal defect layer is not observed by TEM observation.

【0015】[0015]

【発明の効果】この発明によれば、シリコン基板内に結
晶欠陥層を発生させることなく酸化膜をエッチングして
半導体装置を製造することのできる半導体装置の製造方
法を提供することができる。
According to the present invention, it is possible to provide a semiconductor device manufacturing method capable of manufacturing a semiconductor device by etching an oxide film without generating a crystal defect layer in a silicon substrate.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の実施例で作製した半導体装置の製造
工程説明図である。
FIG. 1 is an explanatory diagram of a manufacturing process of a semiconductor device manufactured according to an embodiment of the present invention.

【図2】従来の半導体装置の製造工程の説明図である。FIG. 2 is an explanatory diagram of a manufacturing process of a conventional semiconductor device.

【符号の説明】[Explanation of symbols]

1 シリコン基板 2 酸化シリコン膜 3 レジストパターン 1 Silicon substrate 2 Silicon oxide film 3 Resist pattern

Claims (1)

【特許請求の範囲】 【請求項1】 LSIの製造工程におけるドライエッチ
ングを行なう際に、式:Cn 2n+2又はCn 2n(n=
2〜6)のフッ化炭素ガスとπ結合を有するCOもしく
はNOガスを使用することを特徴とする半導体装置の製
造方法。
Claims: 1. When dry etching is performed in the manufacturing process of an LSI, the formula: C n F 2n + 2 or C n F 2n (n =
2-6) The method of manufacturing a semiconductor device, characterized in that the fluorocarbon gas and the CO or NO gas having a π bond are used.
JP3159044A 1991-06-28 1991-06-28 Method for manufacturing semiconductor device Expired - Lifetime JP2723384B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3159044A JP2723384B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3159044A JP2723384B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH0513376A true JPH0513376A (en) 1993-01-22
JP2723384B2 JP2723384B2 (en) 1998-03-09

Family

ID=15685006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3159044A Expired - Lifetime JP2723384B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2723384B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001027987A1 (en) * 1999-10-13 2001-04-19 Daikin Industries, Ltd. Dry etching gas

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04290428A (en) * 1990-12-03 1992-10-15 Applied Materials Inc Plasma reactor using uhf/vhf resonance antenna supply source and method therefor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04290428A (en) * 1990-12-03 1992-10-15 Applied Materials Inc Plasma reactor using uhf/vhf resonance antenna supply source and method therefor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001027987A1 (en) * 1999-10-13 2001-04-19 Daikin Industries, Ltd. Dry etching gas

Also Published As

Publication number Publication date
JP2723384B2 (en) 1998-03-09

Similar Documents

Publication Publication Date Title
US4473435A (en) Plasma etchant mixture
KR940022724A (en) Dry etching method
JPH10199864A (en) Method of etching antireflection film
JPH05243188A (en) Etching method
US5387312A (en) High selective nitride etch
JPH11243084A (en) Oxide-film etching method
JP2874263B2 (en) Etching method of film to be etched composed of silicon compound
JPH0545057B2 (en)
JPH01309329A (en) Plasma etching
JPH0513376A (en) Manufacture of semiconductor device
JP2003179064A (en) Method of forming wiring pattern
JPS58169150A (en) Manufacture of photomask
JP4780264B2 (en) Method for forming chromium-based photomask
JP3104388B2 (en) Dry etching method
JPH0661190A (en) Dry etching method
JPH0360032A (en) Dryetching
JP3830560B2 (en) Dry etching method
JP2002075961A (en) Method for fabricating semiconductor device
JPH04290429A (en) Manufacture of semiconductor device
JPH0353521A (en) Manufacture of semiconductor device
JPH05206085A (en) Fine pattern formation
JPH0290521A (en) Manufacture of semiconductor device
JPH07135198A (en) Etching
JPH01274430A (en) Patterning method for film
JPH0220021A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 11

Free format text: PAYMENT UNTIL: 20081128

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091128

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 12

Free format text: PAYMENT UNTIL: 20091128

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20101128

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 14

Free format text: PAYMENT UNTIL: 20111128

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111128

Year of fee payment: 14