JPH051173U - Heater fin unit with jumper wire - Google Patents

Heater fin unit with jumper wire

Info

Publication number
JPH051173U
JPH051173U JP518691U JP518691U JPH051173U JP H051173 U JPH051173 U JP H051173U JP 518691 U JP518691 U JP 518691U JP 518691 U JP518691 U JP 518691U JP H051173 U JPH051173 U JP H051173U
Authority
JP
Japan
Prior art keywords
jumper wire
electronic component
shape
heat
jumper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP518691U
Other languages
Japanese (ja)
Other versions
JP2522583Y2 (en
Inventor
岩男 相良
豊 松本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koa Corp
Original Assignee
Koa Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koa Corp filed Critical Koa Corp
Priority to JP1991005186U priority Critical patent/JP2522583Y2/en
Publication of JPH051173U publication Critical patent/JPH051173U/en
Application granted granted Critical
Publication of JP2522583Y2 publication Critical patent/JP2522583Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Cooling Or The Like Of Electrical Apparatus (AREA)

Abstract

(57)【要約】 〔目的〕電子部品の上面の略平面部及びその上部空間領
域を、実装密度向上化のために有効利用してジヤンパ線
を配設するととともに、電子部品からの発熱量を効率よ
く放熱できる放熱フイン付きジヤンパ線ユニツトを提供
すること目的とする。 〔構成〕ジヤンパ線3を該ジヤンパ線3が跨ぐ部位に実
装される電子部品20の少なくとも上部形状に合致した
面を下部形状とし、上部形状を電子部品20よりの発熱
量を放熱可能な凸部1形状となるよう一体形状とした熱
伝導率の良い絶縁性材料でモールドしてなる。そして、
電子部品20の上部に挟持させて、電子部品20よりの
熱を効率よく放熱するとともに、最少の面積で確実にジ
ヤンパ線を固定できる。
(57) [Summary] [Purpose] The jumper wire is arranged by effectively utilizing the substantially flat surface portion of the upper surface of the electronic component and its upper space area to improve the mounting density, and at the same time, the amount of heat generated from the electronic component is reduced. It is an object of the present invention to provide a jumper wire unit with a heat dissipation fin that can efficiently dissipate heat. [Structure] A surface which conforms to at least the upper shape of the electronic component 20 mounted on the jumper wire 3 at a position where the jumper wire 3 is straddled is a lower shape, and the upper shape is a convex portion capable of radiating the heat generated by the electronic component 20. It is formed by molding with an insulating material having a good thermal conductivity which is integrally formed into one shape. And
By sandwiching the jumper wire above the electronic component 20, the heat from the electronic component 20 can be efficiently radiated, and the jumper wire can be reliably fixed with a minimum area.

Description

【考案の詳細な説明】[Detailed description of the device]

【0001】[0001]

【産業上の利用分野】[Industrial applications]

本考案は放熱フイン付きジヤンパ線ユニツトに関し、例えば集積回路等の電子 部品及び部品の上に重ねたり、跨がせることの出来る放熱フイン付きジヤンパ線 ユニツトに関するものである。 BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a jumper wire unit with a heat radiation fin, and more particularly to an electronic component such as an integrated circuit and a jumper wire unit with a heat radiation fin that can be laid on or straddled.

【0002】[0002]

【従来の技術】[Prior Art]

従来の集積回路等の電子部品等において、回路パターン間をリード線等で接続 する事が多く行われている。 このリード線は一般にジヤンパ線と呼ばれ少なくとも一方向で1本のリード線 のものが知られている。 In conventional electronic components such as integrated circuits, circuit patterns are often connected by lead wires or the like. This lead wire is generally called a jumper wire and one lead wire in at least one direction is known.

【0003】[0003]

【考案が解決使用とする課題】[Problems to be solved and used by the device]

しかしながら、上述の様な従来のジヤンパ線では、集積回路(IC)及び大規 模集積回路(LSI)等のようにリード線の数を多数個有する電子部品を回路基 板に固定させる場合においては、前記電子部品自体の表裏面積が比較的大きいた めに、回路基板への固定時における実装密度を有効利用することができにくいと いう問題点があつた。 However, in the conventional jumper wire as described above, when fixing an electronic component having a large number of lead wires, such as an integrated circuit (IC) and a large scale integrated circuit (LSI), to the circuit board, Since the front and back areas of the electronic component itself are relatively large, there is a problem that it is difficult to effectively use the mounting density when fixing to the circuit board.

【0004】 又、電子部品のリード線の数は、今後のデジタル化の進展に伴い、増加の一途 を辿つている。このようにして形成された電子回路基板においては、高密度化す るにしたがい、電子部品間(貫通孔間)を接続すべき信号線の数が増え、これに 伴い高価な両面基板又は多層基板を使用したり、又は多数のジヤンパ線を配する 等の対策が必要であつた。Further, the number of lead wires of electronic components is increasing steadily with the progress of digitalization in the future. In the electronic circuit board formed in this way, the number of signal lines that should connect the electronic components (between through holes) increases as the density increases, and as a result, expensive double-sided boards or multilayer boards are required. It was necessary to take measures such as using or arranging multiple Jyanpa lines.

【0005】 両面回路基板もしくは多層基板を使用しては、生産コストが上昇してしまうと いう問題点があつた。 また、電子部品の実装密度が高まることにより、これら電子部品よりの放熱量 が問題点となつてきている。The use of the double-sided circuit board or the multi-layer board has a problem of increasing the production cost. Further, as the mounting density of electronic components increases, the amount of heat radiation from these electronic components becomes a problem.

【0006】[0006]

【課題を解決するための手段】[Means for Solving the Problems]

本考案は、上述の課題を解決することを目的としてなされたもので、上述の課 題を解決する一手段として以下の構成を備える。 即ち、電子回路基板の貫通孔間を接続するジヤンパ線ユニツトであつて、ジヤ ンパ線を該ジヤンパ線が跨ぐ部位に実装される電子部品の少なくとも上部形状に 合致した面を下部形状とし、少なくとも上部形状を前記電子部品よりの発熱量を 放熱可能な放熱フイン形状となるよう一体形状とした熱伝導率の良い絶縁性材料 でモールドしてなる。 The present invention has been made for the purpose of solving the above problems, and has the following configuration as one means for solving the above problems. That is, in a jumper wire unit that connects through holes of an electronic circuit board, a surface that matches at least the upper shape of an electronic component mounted on the jumper wire straddling the jumper wire has a lower shape and at least an upper surface. It is formed by molding with an insulating material having a high thermal conductivity, which is integrally formed so as to have a heat radiation fin shape capable of radiating the amount of heat generated by the electronic component.

【0007】[0007]

【作用】[Action]

以上の構成において、生産工程をできるかぎり減少し、ジヤンパ線の配設に要 する手間を最少化でき、また、使用部材の種類と数を有効かつ簡潔にすることが できる。このため、IC、LSI等の電子部品が回路基板に実装搭載された場合 においても、その電子部品の上面の略平面部及びその上部空間領域を、実装密度 向上化のために有効利用してジヤンパ線を配設できる。また、これとともに、電 子部品からの発熱量を効率よく放熱できる。 With the above configuration, it is possible to reduce the number of production steps as much as possible, to minimize the labor required for arranging the jumper wires, and to make the type and number of members used effective and simple. For this reason, even when an electronic component such as an IC or LSI is mounted on a circuit board, the substantially flat portion of the upper surface of the electronic component and the upper space area thereof are effectively used for improving the mounting density. Lines can be placed. Along with this, the amount of heat generated from electronic components can be efficiently dissipated.

【0008】[0008]

【実施例】【Example】

以下、図面を参照して本考案に係る一実施例を詳細に説明する。 図1は本考案に係る一実施例の平面図、図2は本実施例の右側面図、図3は本 実施例の図1のA−A面断面図である。 図において、1は本実施例のジヤンパ線ユニツト2の上部に所定間隔で設けら れている放熱フインの凸部であり、下部に挟持される電子部品より発生される熱 を効率よく放熱可能に構成されている。この放熱フイン凸部は、本実施例では合 計7つ設けられている。2はジヤンパ線を多数集積してモールドしたジヤンパ線 ユニツト、3はジヤンパ線(リード線)であり、本実施例では多数本のジヤンパ 線が平行に所定数並べた形となつている。このジヤンパ線の数は必要な任意の数 とできる。 Hereinafter, an embodiment of the present invention will be described in detail with reference to the drawings. 1 is a plan view of an embodiment according to the present invention, FIG. 2 is a right side view of this embodiment, and FIG. 3 is a sectional view taken along the line AA of FIG. 1 of this embodiment. In the figure, reference numeral 1 is a convex portion of a heat dissipation fin provided at a predetermined interval on the jumper wire unit 2 of the present embodiment, which can efficiently dissipate heat generated by an electronic component sandwiched under the heat dissipation fin. It is configured. In this embodiment, a total of seven heat dissipation fin convex portions are provided. 2 is a jumper wire unit in which a large number of jumper wires are integrated and molded, and 3 is a jumper wire (lead wire). In this embodiment, a large number of jumper wires are arranged in parallel in a predetermined number. The number of Jihampa lines can be any desired number.

【0009】 ジヤンパ線ユニツト2の両端部下部には、ジヤンパ線ユニツト2が載置される べき電子部品の大きさに合わせた電子部品を挟持するための下部突出片4,5が 設けられ、この下部突出片4,5で挟まれた部分6に電子部品を密着挟持する。 このジヤンパ線ユニツト2は、ジヤンパ線3をABS樹脂又はエポキシ樹脂等 の熱伝導率の良い、かつ絶縁特性のよい、合成樹脂等でモールドし、上部に凸部 1の形成された放熱フインを一体に形成しものである。At the lower portions of both ends of the jumper wire unit 2, lower projecting pieces 4 and 5 for sandwiching an electronic component according to the size of the electronic component on which the jumper wire unit 2 is to be placed are provided. The electronic component is closely sandwiched between the portions 6 sandwiched by the lower protruding pieces 4 and 5. This jumper wire unit 2 is formed by molding the jumper wire 3 with a synthetic resin such as ABS resin or epoxy resin having good thermal conductivity and good insulating properties, and integrally forming a heat dissipation fin having a convex portion 1 formed on the upper part thereof. It is a formed thing.

【0010】 ジヤンパ線3は、断面形状が略角形、又は円形等任意の形状のものを採用する ことができる。また、本実施例では端子ピツチは、実装される電子部品等の端子 ピツチに合わせて約2.54mmとしている。しかし、この端子ピツチも任意の ものとできる。 また、放熱フインの凸部3の形状も図2に示す形状に限定されるものではなく 、表面積の拡大に効果のある形状であれば、任意の形状とすることができる。The jumper wire 3 may have any cross-sectional shape such as a substantially square shape or a circular shape. Further, in this embodiment, the terminal pitch is set to about 2.54 mm in accordance with the terminal pitch of the mounted electronic component or the like. However, this terminal pitch can also be arbitrary. Further, the shape of the convex portion 3 of the heat dissipation fin is not limited to the shape shown in FIG. 2, and may be any shape as long as it is effective for increasing the surface area.

【0011】 以上の構成を備える本実施例のジヤンパ線ユニツト2の、実際の電子部品と共 に回路基板に実装された状態の例を図4に示す。 図4は、電子部品を挟持した本実施例ジヤンパ線ユニツト2の図1のA−A面 における断面を示している。 図4において、10が回路基板、20が本実施例の挟持される電子部品である 。FIG. 4 shows an example of the jumper wire unit 2 of the present embodiment having the above-mentioned configuration, mounted on a circuit board together with actual electronic components. FIG. 4 shows a cross section taken along the line AA of FIG. 1 of the jumper wire unit 2 of this embodiment in which electronic components are sandwiched. In FIG. 4, 10 is a circuit board, and 20 is the sandwiched electronic component of this embodiment.

【0012】 本実施例ジヤンパ線ユニツト2を実装するのに先立ち、先ず電子部品を基板に 配設された部品実装用の貫通孔に挿入する。続いて、本実施例ジヤンパ線ユニツ 2をこの電子部品(図4には電子部品として集積回路が実装される例を示してい る。)の上に下部突出片4,5間で形成された部分6を跨がらせるように重ね 合わせ、電子部品の実装位置外側に配設されているジヤンパ線用の貫通孔にジヤ ンパ線3を挿入し、電子回路部品上面と密着状態となるまで押し込む。この状態 時、ジヤンパ線3は貫通された貫通孔内で外側に拡がる。このため、ジヤンパ線 ユニツト2は、電子部品との密着状態を維持して安定して固定された状態となる 。Prior to mounting the jumper wire unit 2 of this embodiment, first, an electronic component is inserted into a component mounting through hole provided on a substrate. Next, the jumper wire unit 2 of this embodiment is placed on the electronic component (FIG. 4 shows an example in which an integrated circuit is mounted as the electronic component) and is formed between the lower protruding pieces 4 and 5. 6 so that they straddle each other, and insert the jumper wire 3 into the through hole for the jumper wire which is provided outside the mounting position of the electronic component, and pushes it in until it comes into close contact with the upper surface of the electronic circuit component. In this state, the jumper wire 3 expands outward in the through hole. For this reason, the jumper wire unit 2 maintains a close contact state with the electronic parts and is stably fixed.

【0013】 従つて、この後にハンダ層等を通過させて基板上に半田付けして固着すれば良 い。 このように、本実施例によれば、ジヤンパ線ユニツト2と放熱フインとを兼用 させ、また、ジヤンパ線を電子部品の上面に配設することができる。 このため、電子回路基の実装密度をあげても、ジヤンパ線の配設に要するスペ ースをほとんど必要としない、実装密度向上に多大の効果が得られるジヤンパ線 ユニツトが提供できる。Therefore, after that, the solder layer or the like may be passed through and soldered and fixed on the substrate. As described above, according to this embodiment, the jumper wire unit 2 can also serve as the heat dissipation fin, and the jumper wire can be disposed on the upper surface of the electronic component. Therefore, even if the packaging density of the electronic circuit board is increased, it is possible to provide a jumper line unit that requires almost no space required for arranging the jumper lines and has a great effect in improving the packaging density.

【0014】 さらに、本実施例ジヤンパ線ユニツト2の跨がる電子部品より発生する熱を効 率よく放熱することもできる。 このように、本実施例によれば、LSIの如き部品自体の表裏面積が大きい、 しかも部品自体の発生する熱量も大きな電子部品の実装された基板においても、 ジヤンパ線の固定も完全で、かつ最小限のスペースで配設できる。しかも、発熱 量の大きな電子部品の放熱の問題点も同時に解消することができる。Further, the heat generated by the electronic parts straddling the jumper wire unit 2 of this embodiment can be efficiently radiated. As described above, according to the present embodiment, even in a board on which an electronic component such as an LSI having a large front and back surface area and a large amount of heat generated by the component itself is mounted, the jumper wire is completely fixed, and It can be installed in the minimum space. In addition, the problem of heat dissipation of electronic parts that generate a large amount of heat can be solved at the same time.

【0015】 以上説明したように本実施例によれば、生産工程をできるかぎり減少し、ジヤ ンパ線の配設に要する手間を最少化でき、また、使用部材の種類と数を有効かつ 簡潔にすることができる。このため、IC、LSI等の電子部品が少なくとも一 個かつ少なくとも1層、あるいはTAB(テープ・エイデツド・ボンデイング) 方法等による電子部品が回路基板に実装搭載された場合においても、その電子部 品の上面の略平面部及びその上部空間領域を、実装密度向上化のために有効利用 するとともに、電子部品からの発熱量を効率よく放熱できる。As described above, according to the present embodiment, the production process can be reduced as much as possible, the labor required for arranging the jumper wires can be minimized, and the type and number of members used can be effectively and simply. can do. Therefore, even if at least one electronic component such as an IC or LSI and at least one layer, or an electronic component by the TAB (tape aid bonding) method or the like is mounted on a circuit board, the electronic component The substantially flat portion of the upper surface and the upper space area thereof can be effectively used for improving the mounting density, and the amount of heat generated from electronic components can be efficiently radiated.

【0016】[0016]

【考案の効果】[Effect of the device]

以上説明したように本考案によれば、生産工程をできるかぎり減少し、ジヤン パ線の配設に要する手間を最少化でき、また、使用部材の種類と数を有効かつ簡 潔にすることができる。このため、IC、LSI等の電子部品が回路基板に実装 搭載された場合においても、その電子部品の上面の略平面部及びその上部空間領 域を、実装密度向上化のために有効利用してジヤンパ線を配設できる。また、こ れとともに、電子部品からの発熱量を効率よく放熱できる。 As described above, according to the present invention, the production process can be reduced as much as possible, the labor required for arranging the jumper wire can be minimized, and the type and number of members used can be made effective and simple. it can. Therefore, even when an electronic component such as an IC or an LSI is mounted on a circuit board, the substantially flat surface portion of the upper surface of the electronic component and the upper space area thereof are effectively used to improve the mounting density. A jumper wire can be installed. Along with this, the amount of heat generated from electronic components can be efficiently dissipated.

【図面の簡単な説明】[Brief description of drawings]

【図1】本考案に係る一実施例の構成を示す平面図、FIG. 1 is a plan view showing the configuration of an embodiment according to the present invention,

【図2】本実施例の構成を示す右側面図、FIG. 2 is a right side view showing the configuration of the present embodiment,

【図3】図1のA−A面断面図、3 is a sectional view taken along the line AA of FIG.

【図4】本実施例を実際の基板上に電子部品と共に実装
した状態を示す図である。
FIG. 4 is a diagram showing a state where the present embodiment is mounted on an actual board together with electronic components.

【符号の説明】[Explanation of symbols]

1 凸部 2 ジヤンパ線ユニツト 3 ジヤンパ線 4,5 下部突出片 10 基板 20 電子部品である。 1 convex part 2 jumper wire unit 3 jumper wire 4, 5 lower protruding piece 10 substrate 20 electronic component.

Claims (1)

【実用新案登録請求の範囲】 【請求項1】 電子回路基板の貫通孔間を接続するジヤ
ンパ線ユニツトであつて、ジヤンパ線を該ジヤンパ線が
跨ぐ部位に実装される電子部品の少なくとも上部形状に
合致した面を下部形状とし、少なくとも上部形状を前記
電子部品よりの発熱量を放熱可能な放熱フイン形状とな
るよう一体形状とした熱伝導率の良い絶縁性材料でモー
ルドしてなることを特徴とする放熱フイン付きジヤンパ
線ユニツト。
Claims for utility model registration 1. A jumper wire unit for connecting through-holes of an electronic circuit board, wherein the jumper wire has at least an upper shape of an electronic component mounted at a portion straddling the jumper wire. The matching surface has a lower shape, and at least the upper shape is integrally molded so as to have a radiating fin shape capable of radiating the amount of heat generated by the electronic component, and is molded with an insulating material having good thermal conductivity. A jumper wire unit with a heat dissipation fin.
JP1991005186U 1991-02-12 1991-02-12 Jumper wire unit with heat radiation fins Expired - Fee Related JP2522583Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1991005186U JP2522583Y2 (en) 1991-02-12 1991-02-12 Jumper wire unit with heat radiation fins

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1991005186U JP2522583Y2 (en) 1991-02-12 1991-02-12 Jumper wire unit with heat radiation fins

Publications (2)

Publication Number Publication Date
JPH051173U true JPH051173U (en) 1993-01-08
JP2522583Y2 JP2522583Y2 (en) 1997-01-16

Family

ID=11604200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1991005186U Expired - Fee Related JP2522583Y2 (en) 1991-02-12 1991-02-12 Jumper wire unit with heat radiation fins

Country Status (1)

Country Link
JP (1) JP2522583Y2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58189561U (en) * 1982-06-10 1983-12-16 シャープ株式会社 Electrical component mounting equipment
JPS5944123U (en) * 1982-09-10 1984-03-23 住友電気工業株式会社 Heat-resistant wire compression type connection
JPS61139579U (en) * 1985-02-20 1986-08-29

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58189561U (en) * 1982-06-10 1983-12-16 シャープ株式会社 Electrical component mounting equipment
JPS5944123U (en) * 1982-09-10 1984-03-23 住友電気工業株式会社 Heat-resistant wire compression type connection
JPS61139579U (en) * 1985-02-20 1986-08-29

Also Published As

Publication number Publication date
JP2522583Y2 (en) 1997-01-16

Similar Documents

Publication Publication Date Title
JPH03165545A (en) High-performance overmold type electronic device and its manufacture
JPH01310598A (en) Electronic circuit housing
JPH07135376A (en) Composite printed-circuit board and its manufacture
US6101098A (en) Structure and method for mounting an electric part
KR19980087121A (en) Method for manufacturing a semiconductor device having a pair of heat dissipation terminals and a plurality of lead terminals formed from a single lead frame, and a single lead frame
JPH04188886A (en) Printed wiring board
JP3104749B2 (en) Circuit device and method of manufacturing the same
JPH051173U (en) Heater fin unit with jumper wire
JPH09199841A (en) Printed-wiring board
JPH05175407A (en) Semiconductor mounting board
JP3173890B2 (en) Hybrid IC
JPS6239032A (en) Chip carrier for electronic element
JPS6134989A (en) Substrate for placing electronic part and method of producing same
JP2700253B2 (en) Electronic component equipment
JPH0548231A (en) Packaging structure of printed-circuit board with different density
JP2626785B2 (en) Substrate for mounting electronic components
JPH114050A (en) Circuit board
JPH10335761A (en) Wiring board
JP3100833B2 (en) Plastic package
JPS5923432Y2 (en) semiconductor equipment
JP4147436B2 (en) Method and apparatus for connecting substrates with heat sink
JP3054249B2 (en) Lead frame assembly
JPS62155525A (en) Hybrid integrated circuit
JPH0442930Y2 (en)
JPS5932147Y2 (en) printed wiring board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19960730

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees