JPH05114668A - Aluminum substrate for semiconductor - Google Patents

Aluminum substrate for semiconductor

Info

Publication number
JPH05114668A
JPH05114668A JP30248291A JP30248291A JPH05114668A JP H05114668 A JPH05114668 A JP H05114668A JP 30248291 A JP30248291 A JP 30248291A JP 30248291 A JP30248291 A JP 30248291A JP H05114668 A JPH05114668 A JP H05114668A
Authority
JP
Japan
Prior art keywords
film
aluminum
anodized film
substrate
holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP30248291A
Other languages
Japanese (ja)
Other versions
JPH0758745B2 (en
Inventor
Yoshifumi Shimajiri
芳文 島尻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Showa Aluminum Can Corp
Original Assignee
Showa Aluminum Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Showa Aluminum Corp filed Critical Showa Aluminum Corp
Priority to JP30248291A priority Critical patent/JPH0758745B2/en
Publication of JPH05114668A publication Critical patent/JPH05114668A/en
Publication of JPH0758745B2 publication Critical patent/JPH0758745B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)

Abstract

PURPOSE:To provide an anodized film with favorable insulating property in addition to aluminum's excellency in heat radiation by drilling holes in an aluminum substrate, and forming an anodized film of a specific barrier layer thickness on the surface thereof and the inside faces of the holes. CONSTITUTION:After drilling holes in an aluminum board 1, burrs are removed and pretreatment is performed. A phosphate anodic oxide film is formed on the surface of the aluminum board 1 and the inside faces of the holes using a phosphoric acid solution as electrolyte solution. Then a required film thickness is obtained using an organic acid solution as electrolyte solution. This forms a two layer anodized film of an organic acid film 2 and a phosphoric acid film 3 laminated in this order on the aluminum board 1. The anodized film is of a barrier layer thickness of 500Angstrom or more. This improves the insulating property of the anodized film itself, making it suitable for a substrate for pin grid array.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体用、特にスルホー
ルタイプのピングリッドアレー用のアルミニウム基板に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an aluminum substrate for semiconductors, especially for through-hole type pin grid arrays.

【0002】[0002]

【従来の技術及びその問題点】近年の電子部品(ICパ
ッケージ、多層配線基板等)は、LSI/VLSIの発
達に伴い、高集積化、小型化、高速化等の要求が強くな
っている。従来のピングリッドアレータイプの素材とし
ては、Al23、AlN等のセラミックが使用されてい
る。セラミック製素材は絶縁性、信頼性等に優れた性能
を有するが、熱伝導性(放熱性)、重量(軽量化)、価
格等の点において問題点を有する。例えば、熱伝導率に
関して言えば、今後のLSIの高速化による発熱量の増
加に対応するためは高放熱材料を用いる必要が生じる
が、従来のセラミック製材料では必ずしも十分な放熱性
が確保できるものではなかった。
2. Description of the Related Art Recent electronic parts (IC packages, multilayer wiring boards, etc.) are required to be highly integrated, downsized, and speeded up with the development of LSI / VLSI. Ceramics such as Al 2 O 3 and AlN are used as conventional pin grid array type materials. The ceramic material has excellent properties such as insulation and reliability, but has problems in terms of thermal conductivity (heat dissipation), weight (lightening), price, and the like. For example, in terms of thermal conductivity, it is necessary to use a high heat dissipation material in order to cope with an increase in the amount of heat generated due to the speedup of LSIs in the future, but conventional ceramic materials can always ensure sufficient heat dissipation. Was not.

【0003】そこで、ピングリッドアレータイプの素材
として上記要求に合致する高放熱材料であるアルミニウ
ムもしくはアルミニウム合金(以下、単にアルミニウム
という)からなる基板表面及び穴部に陽極酸化皮膜を形
成し、その後、全体を樹脂で被覆することを本発明者ら
は先に提案している(特願平3−181614号)。
Therefore, an anodized film is formed on the surface of the substrate and the hole made of aluminum or an aluminum alloy (hereinafter, simply referred to as aluminum) which is a high heat dissipation material that meets the above requirements as a material of the pin grid array type, and thereafter, The present inventors have previously proposed to coat the whole with a resin (Japanese Patent Application No. 3-181614).

【0004】上記の場合、アルミニウム表面及び穴部に
形成される陽極酸化皮膜は主としてアルミニムとの密着
性を考慮してリン酸アルマイトが使用されているが、リ
ン酸アルマイトは皮膜厚さを比較的厚くすることができ
ず、充分な絶縁性が得られなかった。
In the above case, the anodized film formed on the aluminum surface and the hole is mainly made of alumite phosphate in consideration of the adhesiveness to aluminum, but the alumite phosphate has a relatively thick film thickness. The thickness could not be increased, and sufficient insulation was not obtained.

【0005】本発明は、高集積化、小型化、高速化等の
要求に応じ得、特に放熱性に優れたアルミニウムを用い
る場合の陽極酸化皮膜それ自体にも良好な絶縁性を付与
した半導体用、特にスルホールタイプのピングリッドア
レー用のアルミニウム基板を提供することを目的とす
る。
The present invention can meet demands for high integration, downsizing, speeding up, etc., and particularly for semiconductors in which good insulating properties are imparted to the anodized film itself when aluminum having excellent heat dissipation is used. In particular, it is an object to provide an aluminum substrate for a through-hole type pin grid array.

【0006】[0006]

【問題点を解決するための手段】本発明は、予め穴明け
された基板表面及び穴部に絶縁皮膜を、そしてその絶縁
皮膜の表面に銅皮膜を施してなるピングリッドアレー用
基板において、前記予め穴明けされた基板が、その表面
及び穴部に陽極酸化皮膜を施したアルミニウム板からな
り、その陽極酸化皮膜のバリア層厚さが500Å以上と
されて構成される。このような本発明において、陽極酸
化皮膜はリン酸アルマイト及び有機酸アルマイトの2層
構成とすることができる。
SUMMARY OF THE INVENTION The present invention provides a substrate for a pin grid array in which an insulating film is formed on a surface of a substrate and a hole, which have been predrilled, and a copper film is formed on the surface of the insulating film. The pre-drilled substrate is composed of an aluminum plate having an anodized film on its surface and holes, and the barrier layer thickness of the anodized film is 500 Å or more. In the present invention as described above, the anodized film may have a two-layer structure of phosphoric acid alumite and organic acid alumite.

【0007】このような本発明は、陽極酸化皮膜の絶縁
性はその皮膜のバリア層厚さにより決定され、ピングリ
ッドアレー用基板として使用するにはそのバリア層厚さ
が少なくとも500Å必要であるという本発明者らの知
見に基づいてなされたものである。
According to the present invention, the insulating property of the anodic oxide film is determined by the barrier layer thickness of the film, and the barrier layer thickness is required to be at least 500Å for use as a substrate for a pin grid array. This is based on the findings of the present inventors.

【0008】なお、アルミニウム板上に形成される陽極
酸化皮膜におけるバリアー皮膜厚さは、陽極酸化処理時
の電解電圧に比例するため、例えば硫酸アルマイトでも
電解電圧を上げることにより、所要の絶縁性能を得るこ
とができるが、一般的には蓚酸、スルホン酸等の有機酸
溶液を使った電解により厚いバリアー皮膜を容易に得る
ことができる。また、皮膜の密着性を向上させるため、
表面に1μm程度のリン酸アルマイトのある2層構成と
することが好ましい。
The barrier film thickness of the anodic oxide film formed on the aluminum plate is proportional to the electrolytic voltage during the anodizing process. Therefore, for example, even with sulfuric acid alumite, the required insulating performance can be obtained by increasing the electrolytic voltage. Generally, a thick barrier film can be easily obtained by electrolysis using an organic acid solution such as oxalic acid or sulfonic acid. Also, in order to improve the adhesion of the film,
It is preferable to have a two-layer structure having a surface of about 1 μm of alumite phosphate.

【0009】以下、図1を参照して本発明を説明すれ
ば、図1において、1はアルミニウム板であり、その材
質は問わず、アルミニウムもしくはその合金のうち適宜
のものが使用できるが、穴明け時のだれ防止と強度の面
から、A5052P−H34等の比較的硬質の材料が好
ましい。このアルミニウム板1を穴明け加工後、バリ取
りし、常法に従って前処理を行い、リン酸溶液を電解液
として用い、アルミニウム板1の表面部に0.5〜1μ
m、穴部に0.3〜0.5μm程度のリン酸アルマイト
皮膜を生成させる。次いで、有機酸溶液(蓚酸、スルホ
サリチル酸等)を電解液として用い、所定の皮膜厚さ
(5〜20μm)を生成させる。これにより、アルミニ
ウム板1上に、有機酸皮膜2及びリン酸皮膜3が順次積
層された2層構成の陽極酸化皮膜が形成される。
The present invention will be described below with reference to FIG. 1. In FIG. 1, reference numeral 1 denotes an aluminum plate, which may be made of aluminum or an alloy thereof regardless of its material. A relatively hard material such as A5052P-H34 is preferable in terms of prevention of sagging at dawn and strength. After this aluminum plate 1 is perforated, deburring is performed, pretreatment is performed according to a conventional method, and a phosphoric acid solution is used as an electrolytic solution.
A phosphoric acid alumite film having a thickness of about 0.3 to 0.5 μm is formed in the hole. Then, an organic acid solution (oxalic acid, sulfosalicylic acid, etc.) is used as an electrolytic solution to generate a predetermined film thickness (5 to 20 μm). As a result, a two-layer anodic oxide film in which the organic acid film 2 and the phosphoric acid film 3 are sequentially laminated is formed on the aluminum plate 1.

【0010】[0010]

【実施例】1050−H24、板厚1.0mmtのアル
ミニウム板にリン酸アルマイト処理を施し、さらに各種
のアルマイト処理を施した2層構成とし、絶縁性を比較
した。その結果を表1に示す。
EXAMPLE An insulating aluminum plate having a thickness of 1.0 mmt and a thickness of 1050-H24 was subjected to alumite phosphate treatment and further subjected to various alumite treatments to form a two-layer structure, and insulation properties were compared. The results are shown in Table 1.

【0011】 なお、上表の絶縁性能は図2の回路において、印加電圧
DC50Vで100hr保持した時のリーク電流が1/
107A以下である場合にOKとし、それを越える場合
にNGとした。
[0011] In the insulation performance shown in the table above, in the circuit of FIG. 2, the leakage current when the applied voltage of DC50V is maintained for 100 hours is 1 /
When it was 10 7 A or less, it was determined to be OK, and when it exceeded it, it was determined to be NG.

【0012】上表より、No.2及びNo.3では、保
持時間中を通してほぼ一定の(1/108A)絶縁性能
が保たれたが、No.1及びNo.4では、短時間で短
絡が生じた。この絶縁性はバリアー皮膜厚さによって決
定され、印加電圧50Vの場合、バリアー皮膜厚さが5
00Å以上必要であることがわかる。
From the above table, No. 2 and No. In No. 3, the insulation performance was kept almost constant (1/10 8 A) throughout the holding time. 1 and No. 1 In No. 4, a short circuit occurred in a short time. This insulating property is determined by the thickness of the barrier film, and when the applied voltage is 50 V, the thickness of the barrier film is 5
It turns out that more than 00Å is required.

【0013】[0013]

【発明の効果】以上のように、本発明によれば、陽極酸
化皮膜それ自体の絶縁性能が向上し、従って良好な放熱
性を有するアルミニウムと相俟って半導体用、特にピン
グリッドアレー用基板として最適なものとなる。
As described above, according to the present invention, the insulating performance of the anodized film itself is improved, and therefore, in combination with aluminum having a good heat dissipation property, the substrate for semiconductors, especially for the pin grid array. Will be the optimal one.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係るアルミニウム基板の概略説明図で
ある。
FIG. 1 is a schematic explanatory diagram of an aluminum substrate according to the present invention.

【図2】実施例において行った絶縁性能を試験した回路
図である。
FIG. 2 is a circuit diagram of insulation performance tested in an example.

【符号の説明】[Explanation of symbols]

1 アルミニウム板 2 有機酸皮膜 3 リン酸皮膜 1 Aluminum plate 2 Organic acid film 3 Phosphoric acid film

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 予め穴明けされた基板表面及び穴部に絶
縁皮膜を、そしてその絶縁皮膜の表面に銅皮膜を施して
なるピングリッドアレー用基板において、前記予め穴明
けされた基板が、その表面及び穴部に陽極酸化皮膜を施
したアルミニウム板からなり、その陽極酸化皮膜のバリ
ア層厚さが500Å以上とされたことを特徴とする半導
体用アルミニウム基板。
1. A pin grid array substrate comprising a pre-drilled substrate surface and holes with an insulating coating, and a copper coating on the surface of the insulating coating, wherein the pre-drilled substrate is An aluminum substrate for a semiconductor, comprising an aluminum plate having an anodized film on the surface and holes, and the barrier layer thickness of the anodized film is 500 Å or more.
【請求項2】 陽極酸化皮膜がリン酸アルマイト及び有
機酸アルマイトの2層構成になる請求項1記載の半導体
用アルミニウム基板。
2. The aluminum substrate for a semiconductor according to claim 1, wherein the anodized film has a two-layer structure of phosphoric acid alumite and organic acid alumite.
JP30248291A 1991-10-22 1991-10-22 Aluminum substrate for semiconductor Expired - Lifetime JPH0758745B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30248291A JPH0758745B2 (en) 1991-10-22 1991-10-22 Aluminum substrate for semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30248291A JPH0758745B2 (en) 1991-10-22 1991-10-22 Aluminum substrate for semiconductor

Publications (2)

Publication Number Publication Date
JPH05114668A true JPH05114668A (en) 1993-05-07
JPH0758745B2 JPH0758745B2 (en) 1995-06-21

Family

ID=17909488

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30248291A Expired - Lifetime JPH0758745B2 (en) 1991-10-22 1991-10-22 Aluminum substrate for semiconductor

Country Status (1)

Country Link
JP (1) JPH0758745B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5629835A (en) * 1994-07-19 1997-05-13 Olin Corporation Metal ball grid array package with improved thermal conductivity

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5629835A (en) * 1994-07-19 1997-05-13 Olin Corporation Metal ball grid array package with improved thermal conductivity

Also Published As

Publication number Publication date
JPH0758745B2 (en) 1995-06-21

Similar Documents

Publication Publication Date Title
US20050178669A1 (en) Method of electroplating aluminum
US6369332B1 (en) Metal-base multilayer circuit substrate with heat conducting adhesive
KR101042483B1 (en) Method of treating the surface of copper and copper
US6893742B2 (en) Copper foil with low profile bond enhancement
KR101126767B1 (en) Method for Manufacturing Printed Circuit Board And Printed Circuit Board Manufactured by the Method
JPH046115B2 (en)
US6030693A (en) Method for producing multi-layer circuit board and resulting article of manufacture
JP2004006612A (en) Copper foil with carrier foil and its producing method, and copper clad laminate using copper foil with carrier foil
JP2012212788A (en) Metal base substrate and manufacturing method of the same
JPH05114668A (en) Aluminum substrate for semiconductor
JP2009123980A (en) Aluminum-based heat dissipation substrate for electric circuit and method for manufacturing the same
JP2008147208A (en) Manufacturing method of heat dissipation substrate for electric circuit
JPH056945A (en) Aluminum substrate for semiconductor
JP2004349693A (en) Resin adhesive layer on surface of copper
JP2001203464A (en) Buildup multilayer printed wiring board and its manufacturing method
KR20130089450A (en) Manufacturing method of multi-layer substrate for semiconductor package
JP2001168147A (en) Method of manufacturing film carrier tape for mounting electronic components
US3433719A (en) Plating process for printed circuit boards
JPH0613753A (en) Manufacture of aluminium substrate for semiconductor use
JP2002057457A (en) Manufacturing method of multilayered printed-wiring board
JPH05251510A (en) Tab tape carrier and its production
JPS63248198A (en) Manufacture of printed circuit board
JP2008159953A (en) Radiating substrate for electric circuit, and manufacturing method therefor
JPS6373697A (en) Printed wiring board
JP2000349442A (en) Method for forming pad over through hole