JPH0495138A - Detection system for microprocessor processing abnormality - Google Patents
Detection system for microprocessor processing abnormalityInfo
- Publication number
- JPH0495138A JPH0495138A JP2209853A JP20985390A JPH0495138A JP H0495138 A JPH0495138 A JP H0495138A JP 2209853 A JP2209853 A JP 2209853A JP 20985390 A JP20985390 A JP 20985390A JP H0495138 A JPH0495138 A JP H0495138A
- Authority
- JP
- Japan
- Prior art keywords
- peripheral circuit
- microprocessor
- processing
- watchdog timer
- abnormality
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005856 abnormality Effects 0.000 title claims abstract description 23
- 238000001514 detection method Methods 0.000 title claims description 10
- 230000002093 peripheral effect Effects 0.000 claims abstract description 28
- 238000000034 method Methods 0.000 claims description 9
- 230000000694 effects Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、マイクロプロセッサ処理異常の検出方式に関
し、特にウォッチドッグタイマを用いたマイクロプロセ
ッサ処理異常の検出方式に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for detecting abnormality in microprocessor processing, and particularly to a method for detecting abnormality in microprocessor processing using a watchdog timer.
任意の処理を行う任意の周辺回路と、定められた一定時
間マイクロプロセッサよりアクセスされない場合に外部
に対してアラームを出力するウォッチドッグタイマとを
有するマイクロプロセッサシステムにおける従来のマイ
クロプロセッサ処理異常の検出方式は、第2図に示すよ
うに、周辺回路の状態検出(ステップ5ll)を行い、
次にウォッチドッグタイマのアクセス処理(ステップ5
12)実行し、その後に検出した周辺回路の状態を判断
しくステップ513)、処理が可能な状態であれば処理
を行い(ステップ514)、処理が不可能な状態であれ
ば再度゛周辺回路の状態判断を行う方式となっていた。Conventional microprocessor processing abnormality detection method in a microprocessor system that has an arbitrary peripheral circuit that performs arbitrary processing and a watchdog timer that outputs an alarm to the outside if it is not accessed by the microprocessor for a predetermined period of time As shown in FIG. 2, the state of the peripheral circuit is detected (step 5ll),
Next, watchdog timer access processing (step 5)
12) After that, the state of the detected peripheral circuit is judged (Step 513). If the state is possible, the process is performed (Step 514); if the state is impossible, the state of the peripheral circuit is judged again. It was a method for determining the status.
この従来のマイクロプロセッサ処理異常の検出方式では
、マイクロプロセッサの処理の停止については検出可能
であるが、周辺回路に異常が発生し、処理が不可能であ
る場合も周辺回路の状態検出を続け、マイクロプロセッ
サの処理が継続されるため、ウォッチドッグタイマのア
クセスも実行されることになり、周辺回路の異常による
マイクロプロセッサの処理異常は検出できない欠点があ
った。With this conventional microprocessor processing abnormality detection method, it is possible to detect the stoppage of microprocessor processing, but even if an abnormality occurs in a peripheral circuit and processing is impossible, it continues to detect the state of the peripheral circuit. Since microprocessor processing continues, watchdog timer access is also executed, which has the disadvantage that microprocessor processing abnormalities due to abnormalities in peripheral circuits cannot be detected.
本発明の目的は、このような欠点を除去したマイクロプ
ロセッサ処理異常の検出方式を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a microprocessor processing abnormality detection method that eliminates such drawbacks.
[課題を解決するための手段]
本発明は、任意の処理を行う任意の周辺回路と、定めら
れた一定時間マイクロプロセッサよりアクセスされない
場合に外部に対してアラームを出力するウォッチドッグ
タイマとを有するマイクロプロセッサシステムにおける
マイクロプロセッサ処理異常の検出方式において、
周辺回路が処理可能である状態と判断した後に、ウォッ
チドッグタイマのアクセス処理を行うことを特徴とする
。[Means for Solving the Problems] The present invention includes an arbitrary peripheral circuit that performs arbitrary processing and a watchdog timer that outputs an alarm to the outside if the microprocessor is not accessed for a predetermined period of time. A method for detecting a microprocessor processing abnormality in a microprocessor system is characterized in that a watchdog timer access process is performed after determining that a peripheral circuit is in a processable state.
次に、本発明の実施例について図面を参照して説明する
。Next, embodiments of the present invention will be described with reference to the drawings.
第3図は本発明のマイクロプロセッサ処理異常の検出方
式が適用されるマイクロプロセッサシステムを示す。こ
のマイクロプロセッサシステムは、マイクロプロセッサ
32と、周辺回路31と、ウォッチドッグタイマ33と
を有している。FIG. 3 shows a microprocessor system to which the microprocessor processing abnormality detection method of the present invention is applied. This microprocessor system includes a microprocessor 32, a peripheral circuit 31, and a watchdog timer 33.
第1図は本発明の一実施例のマイクロプロセッサ処理異
常の検出方式を示す流れ図である。周辺回路31の状態
を検出(ステップSL)した後に、その検出結果の判断
を行い(ステップS2)、処理可能な状態であればウォ
ッチドッグタイマ33のアクセス処理(ステップS3)
を行い、周辺回路31に対する任意の処理を実行しくス
テップ34)、ステップS2の′判断で周辺回路31が
処理不可能な状態であれば再度周辺回路の状態検出を行
う。FIG. 1 is a flowchart showing a microprocessor processing abnormality detection method according to an embodiment of the present invention. After detecting the state of the peripheral circuit 31 (step SL), the detection result is judged (step S2), and if it is in a processable state, the watchdog timer 33 is accessed (step S3).
Then, any processing for the peripheral circuit 31 is executed (step 34), and if it is determined in step S2 that the peripheral circuit 31 is in an unprocessable state, the state of the peripheral circuit is detected again.
ウォッチドッグタイマ33の計測時間を、周辺回路31
の状態が正常な場合に処理可能な状態であると判断され
る時間よりも長い値に設定すれば、周辺回路31に異常
がある場合には、ウォッチドッグタイマ33はアクセス
されず、周辺回路31の異常が検出される。The measurement time of the watchdog timer 33 is set to the peripheral circuit 31.
If the watchdog timer 33 is set to a value longer than the time at which it is determined that processing is possible when the state of the peripheral circuit 31 is normal, the watchdog timer 33 will not be accessed if there is an abnormality in the peripheral circuit 31. Anomaly is detected.
(発明の効果)
以上説明したように本発明は、周辺回路に異常があり処
理が不可能である場合にはウォッチドッグタイマのアク
セスが実行されないため、周辺回路の異常についても検
出できる効果がある。(Effects of the Invention) As explained above, the present invention has the effect of being able to detect abnormalities in the peripheral circuits because access to the watchdog timer is not executed when the peripheral circuits are abnormal and cannot be processed. .
第1図は本発明の一実施例のマイクロプロセ・ンサ処理
異常の検出方式を示す流れ図、
第2図は従来の技術のマイクロプロセッサ処理異常の検
出方式を示す図、
第3図は本発明のマイクロプロセッサ処理異常の検出方
式が適用されるマイクロプロセッサシステムを示す。
31・・・・・周辺回路
32・・・・・マイクロプロセッサ
33・・・・・ウォッチドッグタイマ
代理人 弁理士 岩 佐 義 幸
亮1図
亮2図
弗3図FIG. 1 is a flowchart showing a method for detecting a microprocessor processing abnormality according to an embodiment of the present invention. FIG. 2 is a diagram showing a method for detecting a microprocessor processing abnormality according to the prior art. FIG. 1 shows a microprocessor system to which the microprocessor processing abnormality detection method is applied. 31...Peripheral circuit 32...Microprocessor 33...Watchdog timer agent Patent attorney Yoshiaki Iwasa
Claims (1)
一定時間マイクロプロセッサよりアクセスされない場合
に外部に対してアラームを出力するウォッチドッグタイ
マとを有するマイクロプロセッサシステムにおけるマイ
クロプロセッサ処理異常の検出方式において、 周辺回路が処理可能である状態と判断した後に、ウォッ
チドッグタイマのアクセス処理を行うことを特徴とする
マイクロプロセッサ処理異常の検出方式。(1) Detection of microprocessor processing abnormalities in a microprocessor system that has arbitrary peripheral circuits that perform arbitrary processing and a watchdog timer that outputs an alarm to the outside if the microprocessor is not accessed for a predetermined period of time. A microprocessor processing abnormality detection method, characterized in that a watchdog timer access process is performed after determining that a peripheral circuit is in a processable state.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2209853A JPH0495138A (en) | 1990-08-08 | 1990-08-08 | Detection system for microprocessor processing abnormality |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2209853A JPH0495138A (en) | 1990-08-08 | 1990-08-08 | Detection system for microprocessor processing abnormality |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0495138A true JPH0495138A (en) | 1992-03-27 |
Family
ID=16579707
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2209853A Pending JPH0495138A (en) | 1990-08-08 | 1990-08-08 | Detection system for microprocessor processing abnormality |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0495138A (en) |
-
1990
- 1990-08-08 JP JP2209853A patent/JPH0495138A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0495138A (en) | Detection system for microprocessor processing abnormality | |
JPH06324721A (en) | Method for detecting falling-off of connection unit | |
US20030093725A1 (en) | Method and circuit for monitoring microcomputer for onboard electronic control device | |
JPH04142635A (en) | Abnormal operation detecting device for processor | |
JPH0328938A (en) | Microcomputer device | |
JPH02259845A (en) | Processor | |
JPH02297638A (en) | Cpu runaway detector | |
JPH0296840A (en) | Runaway prevention circuit of central processing unit | |
JPH04267438A (en) | Double exception detector | |
JPH04358203A (en) | Sequence controller | |
JPH0293738A (en) | Interruption processing system | |
JPH01154258A (en) | Malfunction detecting device using watchdog timer | |
JPS6373343A (en) | Self-supervisory circuit for microprocessor | |
JPS61241847A (en) | Fault detecting circuit for electronic computer | |
JPS62216048A (en) | Runaway detecting system for processor | |
JPS63208130A (en) | Cpu malfunction detector | |
JPH03268001A (en) | Controller | |
JPS6349802A (en) | Programmable controller | |
JPH0452977B2 (en) | ||
JPH02101540A (en) | System for detecting runaway of cpu | |
JPS6252645A (en) | Method for detecting run away of processor | |
JPH04246737A (en) | In-circuit emulator | |
JPS61241848A (en) | Fault detecting circuit for electronic computer | |
JPH04182835A (en) | Bus monitor device for multiprocessor system | |
JPH03208137A (en) | Abnormality detection system for control microcomputer |