JPH048961B2 - - Google Patents

Info

Publication number
JPH048961B2
JPH048961B2 JP21657682A JP21657682A JPH048961B2 JP H048961 B2 JPH048961 B2 JP H048961B2 JP 21657682 A JP21657682 A JP 21657682A JP 21657682 A JP21657682 A JP 21657682A JP H048961 B2 JPH048961 B2 JP H048961B2
Authority
JP
Japan
Prior art keywords
metal substrate
line
circuit board
recess
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP21657682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59107601A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP21657682A priority Critical patent/JPS59107601A/ja
Publication of JPS59107601A publication Critical patent/JPS59107601A/ja
Publication of JPH048961B2 publication Critical patent/JPH048961B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P3/00Waveguides; Transmission lines of the waveguide type
    • H01P3/02Waveguides; Transmission lines of the waveguide type with two longitudinal conductors
    • H01P3/08Microstrips; Strip lines
    • H01P3/081Microstriplines
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Waveguide Connection Structure (AREA)
JP21657682A 1982-12-10 1982-12-10 ストリツプ線路モジユ−ル Granted JPS59107601A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21657682A JPS59107601A (ja) 1982-12-10 1982-12-10 ストリツプ線路モジユ−ル

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21657682A JPS59107601A (ja) 1982-12-10 1982-12-10 ストリツプ線路モジユ−ル

Publications (2)

Publication Number Publication Date
JPS59107601A JPS59107601A (ja) 1984-06-21
JPH048961B2 true JPH048961B2 (fr) 1992-02-18

Family

ID=16690575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21657682A Granted JPS59107601A (ja) 1982-12-10 1982-12-10 ストリツプ線路モジユ−ル

Country Status (1)

Country Link
JP (1) JPS59107601A (fr)

Also Published As

Publication number Publication date
JPS59107601A (ja) 1984-06-21

Similar Documents

Publication Publication Date Title
JP3500268B2 (ja) 高周波用入出力端子ならびにそれを用いた高周波用半導体素子収納用パッケージ
US5019829A (en) Plug-in package for microwave integrated circuit having cover-mounted antenna
US6476463B1 (en) Microwave integrated circuit multi-chip-module
EP1515389A1 (fr) Composant HF multi-couches à antenne plane et procédé de fabrication associé
US5451818A (en) Millimeter wave ceramic package
US6483406B1 (en) High-frequency module using slot coupling
JP3209183B2 (ja) 高周波信号用集積回路パッケージ及びその製造方法
JP3493301B2 (ja) 高周波用入出力端子ならびに高周波用半導体素子収納用パッケージ
JP3439969B2 (ja) 高周波用入出力端子ならびに高周波用半導体素子収納用パッケージ
JP3570887B2 (ja) 高周波用配線基板
EP0190077B1 (fr) Structure d'empaquetage pour une puce semi-conductrice
JPH048961B2 (fr)
JP3556470B2 (ja) 高周波用モジュール
JP3618046B2 (ja) 高周波回路用パッケージ
JPH11204690A (ja) 表面実装型パッケージ及び半導体装置
JP2002190541A (ja) 高周波回路用パッケージ
JP2002198712A (ja) 導波管変換基板及び高周波モジュール
JP3556474B2 (ja) 高周波素子搭載基板の実装構造および高周波用モジュール構造
JP2001189405A (ja) 高周波用入出力端子ならびに高周波用半導体素子収納用パッケージ
JP3670574B2 (ja) 入出力端子および半導体素子収納用パッケージ
JP2000183230A (ja) 高周波回路用パッケージの実装構造
JP4563980B2 (ja) 表面実装型パッケージ及び半導体装置
JP2002305262A (ja) 半導体素子実装用パッケージ
JP2643858B2 (ja) 複合マイクロ波集積回路
JP3462080B2 (ja) 高周波用半導体素子収納用パッケージ